





Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

Toshiba Video Sensor Evaluation Platform for TE0720-03-2IF SoM on TE0701-05 Carrier

Jiří Kadlec, Zdeněk Pohl, Lukáš Kohout <u>kadlec@utia.cas.cz</u>, <u>xpohl@utia.cas.cz</u>, <u>kohoutl@utia.cas.cz</u> phone: +420 2 6605 2216 UTIA AV CR, v.v.i.

Revision history:

Rev.	Date	Author	Description
1	05.07.2016	Jiří Kadlec	Evaluation package for Xilinx SDK 2015.4
2	18.07.2016	Jiří Kadlec	SD cards with compiled SDSoC SW projects

Acknowledgements:

This work has been partially supported by: ARTEMIS JU project ALMARVI No. 621439 and by related MEYS (CZ NFA) project 7H14004.

Table of contents

Toshiba Video Sensor Evaluation Platform for TE0720-03-2IF SoM on TE0701-05 Carrier	1
1. Summary	3
1.1 Key features	3
1.2 Project sh01: Edge detection with single HW accelerator	4
1.3 Project sh02: Edge detection with two HW accelerators	5
1.4 Project sh03: Edge detection with three HW accelerators	6
1.5 Project md01: Motion detection with single chain of HW accelerators	7
1.6 Project md02: Motion detection with two chains of HW accelerators	8
2. Installation of evaluation package	9
2.1 Import of SW projects in Xilinx SDK 2015.4	9
2.2 HW setup	12
2.3 Test demos	13
3. References	17
4. Evaluation license	18
Disclaimer	19

Table of figures

Figure 1: Toshiba Full HD evaluation platform HW	3
Figure 2: Project sh01 - Edge detection with single HW accelerator	
Figure 3: Project sh01 - Energy per frame reduction and used HW resources	4
Figure 4: Project sh02 - Edge detection with two HW accelerators	5
Figure 5: Project sh02 - Energy per frame reduction and used HW resources	5
Figure 6: Project sh03 - Edge detection with three HW accelerators	6
Figure 7: Project sh03 - Energy per frame reduction and used HW resources	
Figure 8: Project md01 - Motion detection with single HW accelerator data path	
Figure 9: Project so01 - Energy per frame reduction and used HW resources	
Figure 10: Project md02 - Motion detection with two HW accelerator data paths	
Figure 11: Project so02 - Energy per frame reduction and used HW resources	
Figure 12: Select the SDK Workspace	
Figure 13: Import Existing Projects into Workspace	
Figure 14: Select "Copy projects into workspace" and finish the import of all projects	
Figure 15: All projects are compiled in debug mode	
Figure 16: Serial console. Reset board and stop autoboot	
Figure 17: Download bitstream to the PL part of Zynq	. 14
Figure 18: Select demo application for debug	. 14
Figure 19: Debug stops at first executable line of Arm Cortex A9 code	. 15

2/19



http://zs.utia.cas.cz



1. Summary

1.1 Key features

This application note describes HW platform performing edge detection and motion detection video processing for Toshiba Full HD colour video sensor with fixed resolution (1920x1080p60).

Arm Cortex A9 processor of Xilinx Zynq is performing initialisation and synchronisation of the video processing chain. Program and the FPGA image is downloaded to the board from the Xilinx SDK 2015.4 via USB JTAG to the 1GB DDR3 located on the Zynq system on module. System can be also started directly from the SD card. Arm processor initiates the IP cores in the programmable logic (PL) part of the Zynq. It also initiates the Toshiba video sensor and the video output to the Full HD monitor with fixed 1920x1080p60 resolution.




Figure 1: Toshiba Full HD evaluation platform HW.

- Raw video data are provided by the Toshiba video sensor.
- Data are processed into the YCrCb 16 bit per pixel format and stored by Video DMA (VDMA) to input video frame buffers (VFBs) defined in the DDR3.
- HW DMA controller(s) send data from the input VFBs to the processing accelerators in PL.
- Another DMA controller(s) send processed data from HW to the output VFBs in DDR3.
- Second part of the VDMA is sending data to the Full HD display.

```
signal processing
```

http://zs.utia.cas.cz





1.2 Project sh01: Edge detection with single HW accelerator




Figure 2: Project sh01 - Edge detection with single HW accelerator

te0701-05 te0720-2i: FPS

7,54

TE0720-02-2IF Sobel 1x

Energy per one frame (SW): 1004.3 mJ Energy per one frame (HW): 183.1 mJ Energy per frame reduction: 5.48 x




Figure 3: Project sh01 - Energy per frame reduction and used HW resources.



SW

HW

SW

HW

SW

HW

60

100

100

41,61

80

80



Ústav teorie informace a automatizace AV ČR, v.v.i.

1.3 Project sh02: Edge detection with two HW accelerators






Figure 4: Project sh02 - Edge detection with two HW accelerators

TE0720-02-2IF Sobel 2x

Energy per one frame (SW): 1001.6 mJ Energy per one frame (HW): 129.4 mJ Energy per frame reduction: **7.74 x**





te0701-05 te0720-2i: FPS

Figure 5: Project sh02 - Energy per frame reduction and used HW resources.



5/19

R, v.v.i. All disclo

1.4 Project sh03: Edge detection with three HW accelerators






Figure 6: Project sh03 - Edge detection with three HW accelerators

TE0720-02-2IF Sobel 3x

Energy per one frame (SW): 1039.0 mJ Energy per one frame (HW): 130.8 mJ Energy per frame reduction: **7.94 x**





te0701-05 te0720-2i: FPS

Figure 7: Project sh03 - Energy per frame reduction and used HW resources.



1.5 Project md01: Motion detection with single chain of HW accelerators




Figure 8: Project md01 - Motion detection with single HW accelerator data path




Figure 9: Project so01 - Energy per frame reduction and used HW resources.



7/19

http://zs.utia.cas.cz

1.6 Project md02: Motion detection with two chains of HW accelerators




Figure 10: Project md02 - Motion detection with two HW accelerator data paths




Figure 11: Project so02 - Energy per frame reduction and used HW resources.



8/19

2. Installation of evaluation package

2.1 Import of SW projects in Xilinx SDK 2015.4

Unzip the evaluation package to directory of your choice. The directory C:\VM_07 will be used in this application note. C:\VM_07\t20i2t1_V54_IMPORT

Create empty directory for Xilinx SDK workspace. C:\VM_07\t20i2t1

Start Xilinx SDK 2015.4 and select the directory for the SDK 2015.4 workspace. See Figure 12. Select C:\VM_07\t20i2t1

SOK Workspace Launcher			
Select a workspace			
Xilinx SDK stores your projects in a folder called a workspace. Choose a workspace folder to use for this session.			
Workspace: C:\VM07\t20i2t1	Browse		
Use this as the default and do not ask again	OK Cancel		

Figure 12: Select the SDK Workspace

9/19

HW and SW projects can be imported into SDK now. Select:

File -> Import -> General -> Existing Projects into Workspace Click on Next button. See Figure 13.



http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

sok Import	
Select Create new projects from an archive file or directory.	Ľ
Select an import source:	
type filter text	
 ✓ General Marchive File ✓ Existing Projects into Workspace File System Preferences ✓ C/C++ ✓ Git ✓ Install ✓ Remote Systems ✓ Run/Debug ✓ Team ✓ Tracing 	
Over the second seco	Cancel

Figure 13: Import Existing Projects into Workspace

Type directory with projects to be imported. See Figure 14.

C:\VM_07\t20i2t1_V54_IMPORT

Set the **"Copy projects into workspace**" check box. Click on Finish button. See Figure 14.

Process of compilation will start automatically. This first compilation of all SDK SW projects can take several minutes to finish. It should finish without errors.

10/19




ŪTĬA

http://zs.utia.cas.cz



sok Import		
Import Projects Select a directory to sear	h for existing Eclipse projects.	
Select root directory:	C:\VM07\t20i2t1_V54_IMPORT	Browse
Select archive file:		Browse
Projects:		
 sh03_rows_resize_ Options Search for nested pro Copy projects into w Working sets Add project to work Working sets: 	orkspace ing sets	▼ Select
?	< Back Next > Finish	Cancel

Figure 14: Select "Copy projects into workspace" and finish the import of all projects.






Figure 15: All projects are compiled in debug mode.

SDK 2015.4 compiles SW of all imported demos in debug mode.

2.2 HW setup

HW setup is using commercially accessible components [1], [2], [3], [4], [5]:

TE0720-03-2IF; Part: XC7Z020-2CLG484I; 1 GByte DDR; Industrial Grade;	Price: €269,00 [1]
Heatsink for TE0720, spring-loaded embedded;	Price: €19.00 [2]
TE0701-05 Carrier Board for Trenz Electronic 7 Series;	Price: €249.00 [3]
AES-FMC-HDMI-CAM-G FMC card with HDMI I/O and CAM interface	Price: \$250.00 [4]
Toshiba Industrial 1080P60 Camera Module	Price \$229.00 [5]

HW Options:

TE0720-03-2IFcan be replaced byTE0720-02-2IFTE0701-05can be replaced byTE0701-04

(Same Price, both boards from Trenz) [1]. (Same Price, both boards from Trenz) [3].

Trenz TE0701-04 or TE0701-05 carriers require modifications to run the FMC Imageon carrier AES-FMC-HDMI-CAM-G with Zynq TE0720-03-2IF system on module. The modification is related to the swapped polarity of the differential clock signal for the FMC board. Evaluation HW systems with carriers TE0701-04 or TE0701-05 provided by UTIA have these modifications already done.

UTIA can implement these HW modifications for the original Trenz TE0701-04 and TE0701-05 carriers. This requires written e-mail request to <u>kadlec@utia.cas.cz</u>. Request will be first confirmed by UTIA. The interested party has to cover the cost of shipment of the carrier board to/from UTIA. Modification can be done in 5 working days and it is offered free of charge.

12/19



http://zs.utia.cas.cz



2.3 Test demos

To test demos follow these steps:


- Insert the Toshiba Full HD video sensor to the connector on the Imageon board.
- Connect Full HD (or DVI) monitor by HDMI cable to the HDMI OUT on the Imageon FMC card.
- Switch the monitor ON.
- Connect the carrier board by USB-to-microUSB cable to PC to support JTAG serial link and the standard serial terminal.
- Connect power supply (DC 12V).
- Open and configure the standard serial terminal client (PuTTY or similar) on PC. (Speed: 115200 baud; Data bits: 8; Stop bits: 1; Parity: None; Flow control: None.)
- Reset the board. Board will start first stage boot loader from internal flash as set up by Trenz. It is writing messages to the serial terminal. On request, "Hit any key to stop autoboot" type any key to stop the auto-boot of linux.
- If you need to switch-off the power, close first the serial terminal on the PC. This will help to avoid problems

P COM17 - PuTTY	- • ×
	A
U-Boot 2013.01-00011-gc260602-dirty (Apr 11 2014 - 06:18:54)	
I2C: ready	
DRAM: 256 MiB	
WARNING: Caches not enabled	
MMC: zynq_sdhci: 0	
Using default environment	
obing delddib environneno	
In: serial	
Out: serial	
Err: serial	
Net: Gem.e000b000	
Hit any key to stop autoboot: 0	
zynq-uboot> <interrupt></interrupt>	
zynq-uboot>	
	-

Figure 16: Serial console. Reset board and stop autoboot.

Download bitstream to the board. Demo **sh01_rows_fixed_100** will be used as an example. The **bitstream.bit** for demo **sh01** is located in the directory:

C:\VM_07\t20i2t1\sh01_hw_platform_0




🕵 Program FPGA			x
Program FPGA Specify the bitstream and the ELF files that reside in BRAM memory			
Hardware Configurat			40-0
Hardware Platform:	sh01_hw_platform_0		
Connection:	Local	New	
Device:	Auto Detect	Select	
Bitstream:	C:\VM07\t20i2t1\sh01_hw_platform_0\bitstream.bit		
Partial Bitstream			
BMM/MMI File:		Search	Browse
Software Configurati	on		
Processor	ELF/MEM File to Initialize in Block RAM		
?	Program		Cancel

Figure 17: Download bitstream to the PL part of Zynq.

Select Program to download the bitstream to the PL part of Zynq via the USB cable in JTAG mode.

Sok Debug Configurations			
Create, manage, and run configurations			Ť.
Image: Second Secon	Name: sh01_rows_fixe Target Setup Debug Type: Standak Connection: Local Device: Auto De	Applica	tion 🦌 Source 😵 STDIO Connection 📓 Debugger Options 🔲 Common
	Hardware platform: Processor: Bitstream file: Initialization file:	_	
	Reset Processor	nfig	Summary of operations to be performed Following operations will be performed before launching the debugger. 1. Reset processor. 2. Run ps7_init. (Only first time after System reset or board power ON) 3. Run ps7_post_config. (Only first time after System reset or board power ON) 4. 'C:\VM07\t20i2t1\sh01_rows_fixed_100\Debug\sh01_rows_fixed_100.elf' will be downloaded to the processor 'ps7_cortexa9_0'
< ► Filter matched 6 of 16 items			Apply Revert
?			Debug Close

Figure 18: Select demo application for debug.






Figure 19: Debug stops at first executable line of Arm Cortex A9 code.

15/19



© 2016 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

Ústav teorie informace a automatizace AV ČR, v.v.i.

- All evaluation demos can be also compiled into Release versions with optimisation set to -O2 or -O3.
- All evaluation demos can boot directly from SD card. FSBL projects can use the standard project template as provided by the SDK 2015.4
- Demo sh01_rows_fixed_100 works on complete frame with single HW accelerator data path
- Demo **sh01_rows_resize_25_to_100** works with identical HW. But SW scales dynamically the number of lines to be processed. This is scaling from ¼ of frame to the complete frame. Part of the frame which is not processed is automatically propagating the input video signal via the cyclic structure of 8 video frame buffers. The HW data movers are instructed about the number of lines to be processed. SW is writing this information to an AXI-lite configuration register of the data mover IP core.
- Demos sh02_rows_fixed_100 and sh02_rows_resize_25_to_100 work with 2 data paths.
- Demos sh03_rows_fixed_100 and sh03_rows_resize_25_to_100 work with 3 data paths.
- Demos **md01_rows_fixed_100** and **md02_rows_fixed_100** work with one and two HW video processing chains. These HW chains have only fixed set of processed lines (1x 100% and 2x 50% of the frame).

Files for the SD card (SW implementation of video processing algorithms on Arm in SDSoC 2015.4) can be found in:

SD_cards\SW\sh01\BOOT.bin SD_cards\SW\sh02\BOOT.bin SD_cards\SW\sh03\BOOT.bin SD_cards\SW\md01\BOOT.bin SD_cards\SW\md02\BOOT.bin

These files can be used for evaluation of the system performance in case of sequential SW computation on Arm Cortex A9 processor without HW acceleration. Projects have been compiled with maximal optimisation (-O3) without use of NEON.

16/19



ŪTĬA

http://zs.utia.cas.cz

3. References

- [1] TE0720-03-2IF; Part: XC7Z020-2CLG484I; 1 GByte DDR; Grade: Industrial; Price: €269,00. <u>http://shop.trenz-electronic.de/en/TE0720-03-2IF-Xilinx-Zynq-module-XC7Z020-2CLG484I-ind.-</u> <u>temp.-range-1-Gbyte</u>
- [2] Heatsink for TE0720, spring-loaded embedded; Price: €19.00. https://shop.trenz-electronic.de/en/26922-Heatsink-for-TE0720-spring-loaded-embedded?c=38
- [3] TE0701-05 Carrier Board for Trenz Electronic 7 Series; Price: €249.00. <u>https://shop.trenz-electronic.de/en/TE0701-05-Carrier-Board-for-Trenz-Electronic-7-Series</u>
- [4] AES-FMC-HDMI-CAM-G Price: \$250.00. http://products.avnet.com/shop/en/ema/3074457345623664802
- [5] Toshiba Industrial 1080P60 Camera Module; Price \$229.00. http://zedboard.org/sites/default/files/product_briefs/PB-AES-CAM-TOSH-1080P-G-v5-web.pdf

17/19



http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

4. Evaluation license

The **evaluation version of the package** can be downloaded from UTIA www pages free of charge for evaluation of HW accelerated edge detection and motion detection algorithms for the Toshiba Full HD video sensor on TE0720-03-2IF module [1] located on TE0701-05 carrier [3].

The evaluation package includes SDK 2015.4 SW projects with C source code for Arm Cortex A9 processor (32bit) in standalone mode.

The evaluation package includes these static libraries for Arm Cortex A9 processor (32bit) for standalone mode:

libfmc_imageon.a	SDK 2015.4 UTIA static library with interface functions for video IP cores
libsh01.a	SDSoC 2015.4 static library for HW accelerator in project sh01
libsh02.a	SDSoC 2015.4 static library for HW accelerator in project sh02
libsh03.a	SDSoC 2015.4 static library for HW accelerator in project sh03
libmd01.a	SDSoC 2015.4 static library for HW accelerator in project md01
libmd02.a	SDSoC 2015.4 static library for HW accelerator in project md02

These libraries have no time restriction.

Source code of these libraries is not provided in this evaluation package.



UTIA

Akademie věd České republiky

Ústav teorie informace a automatizace AV ČR, v.v.i.

18/19

http://zs.utia.cas.cz

Disclaimer

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by UTIA AV CR v.v.i., and to the maximum extent permitted by applicable law:

(1) THIS APPLICATION NOTE AND RELATED MATERIALS LISTED IN THIS PACKAGE CONTENT ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND UTIA AV CR V.V.I. HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and

(2) UTIA AV CR v.v.i. shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or UTIA AV CR v.v.i. had been advised of the possibility of the same.

Critical Applications:

UTIA AV CR v.v.i. products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of UTIA AV CR v.v.i. products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

19/19



http://zs.utia.cas.cz

