





Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

Full HD HDMI In-Out HW-Accelerated Demos for Zynq System-on-Module TE0720-03-2IF and TE0701-05 Carrier Board

Jiří Kadlec, Zdeněk Pohl, Lukáš Kohout <u>kadlec@utia.cas.cz</u>, <u>xpohl@utia.cas.cz</u>, <u>kohoutl@utia.cas.cz</u> phone: +420 2 6605 2216 UTIA AV CR, v.v.i.

Revision history:

Rev.	Date	Author	Description
1	20.07.2016	Jiří Kadlec	Release for SDK 2015.4
1	21.07.2016	Jiří Kadlec	Fixed multiple typos

Acknowledgements:

This work has been partially supported by: ARTEMIS JU project ALMARVI No. 621439 and by related MEYS (CZ NFA) project 7H14004.

Table of contents

Full HD HDMI In-Out HW-Accelerated Demos for Zynq System-on-Module TE0720-03-2IF and TE0701-05 Carrier Board	
1. Summary	
1.1 Objectives	4
1.2 Introduction to the demos	6
1.3 Project sh01: Edge detection with single HW accelerator	7
1.4 Project sh02: Edge detection with two HW accelerators	8
1.5 Project sh03: Edge detection with three HW accelerators	9
1.6 Project so04: Edge detection with four HW accelerators	10
1.7 Project md01: Motion detection with single chain of HW accelerators	11
1.8 Project md02: Motion detection with two chains of HW accelerators	12
2. Installation of evaluation package	13
2.1 Import of SW projects in Xilinx SDK 2015.4	13
2.2 HW setup	17
2.3 Test demos	17
2.4 Synchronisation of user C code with the video processing HW accelerators	23
3. References	27
4. Evaluation license	28
Disclaimer	29

2/29



http://zs.utia.cas.cz



Table of figures

Figure 1: TE0701-05 platform with Zynq XC7Z020-2I device and HDMII-HDMIO support	4
Figure 2: HW accelerated edge detection in Full HD with 4 HW paths and variable area (so04 demo).	. 5
Figure 3: Project sh01 - Edge detection with single HW accelerator.	
Figure 4: Project sh01 - Acceleration and HW resources used	
Figure 5: Project sh02 - Edge detection with two HW accelerators.	
Figure 6: Project sh02 – Acceleration and HW resources used	
Figure 7: Project sh03 - Edge detection with three HW accelerators	
Figure 8: Project sh03 - Acceleration and HW resources used	
Figure 9: Project so04 – Alternative programming style - Edge detection with four HW accelerators	
Figure 10: Project so04 - Acceleration and HW resources used	
Figure 11: Project md01 - Motion detection with single HW accelerator data path	
Figure 12: Project md01 - Acceleration and HW resources used	
Figure 13: Project md02 - Motion detection with two HW accelerator data paths	
Figure 14: Project md02 - Acceleration and HW resources used	
Figure 15: Select the SDK 2015.4 workspace	
Figure 16: Import existing projects into workspace	
Figure 17: Select "Copy projects into workspace" and finish the import of all projects	
Figure 18: All projects are compiled in debug mode	
Figure 19: Serial console. Reset board and stop autoboot	
Figure 20: Download bitstream to the PL part of Zynq	
Figure 21: Select demo application for debug	
Figure 22: Debug stops at first executable line of ARM Cortex A9 code	
Figure 23: Listing from so04 - first part	
Figure 24: Listing from so04 - next part	22

3/29



http://zs.utia.cas.cz



1. Summary

1.1 Objectives

This application describes use of an evaluation package with 3 edge detection and 3 motion detection video processing designs on the Trenz TE0701-05 platform [3] with industrial grade Zynq XC7Z020-2I device on System on Module TE0720-03-2I [1]. All demonstrated video processing algorithms have been developed, debugged and tested in Xilinx SDSoC 2015.4 environment [6]. Algorithms have been compiled by Xilinx SDSoC 2015.4 system level compiler (based on the Xilinx HLS compiler) to Vivado 2015.4 projects, and compiled by Vivado 2015.4 [5] to bitstreams. The SW access functions controlling the HW accelerators have been exported to the Xilinx SDK 2015.4 [5] SW projects as static .a libraries for standalone ARM Cortex A9 applications. This application note also describes 4 edge detection algorithms defined in the SDSoC 2015.4 in form, which enables in the SDK 2015.4 the parallel execution of predefined video processing HW paths with C user code on ARM.

Main objectives of this application note are:

- To demonstrate how to install, compile, modify and use the enclosed SW projects in the SDK 2015.4 [5].
- To demonstrate the HW accelerated video processing algorithms and the speedup against SW versions.
- To demonstrate parallel execution of predefined video processing HW paths with C user code on ARM.




Figure 1: TE0701-05 platform with Zynq XC7Z020-2I device and HDMII-HDMIO support.

4/29






Figure 2: HW accelerated edge detection in Full HD with 4 HW paths and variable area (so04 demo).

Demo running in *Figure 2* is executing **so04_rows_resize_25_to_100** project with 4 HW data paths and time variable size (number of micro-lines) processed by the edge detection filters. Demo is controlled from user-defined C code running on ARM. The ARM processor can also perform user-defined, synchronous computation in parallel to the HW data paths. See section 2.4 for details.

Common setup for all included demos:

- ARM Cortex A9 processor of Xilinx Zynq device XC7Z020-2I executes standalone C application programs performing initialisation and synchronisation of the HW accelerated video processing chains.
- Enclosed C programs can be modified by the user and recompiled in Xilinx SDK 2015.4.
- Compiled demos can boot from the SD card directly after the power ON.
- Video data are provided by a Full HD HDMI source with resolution 1920x1080p60 (laptop).
- Data are processed in HW into the YCrCb 16 bit per pixel format and stored by video DMA (VDMA) controller to input video frame buffers (VFBs) reserved in the DDR3.
- HW DMA controller(s) send data from the input VFBs to the processing HW accelerators in the programmable logic (PL) part of Zynq.

5/29

- Another HW DMA controller(s) send processed data from HW to output VFBs in DDR3.
- Second part of the HW VDMA IP core is sending data to the Full HD display (1920x1080p60).

signal processing



1.2 Introduction to the demos

Edge detection

The edge detection algorithm is producing B/W Full HD video stream. Edges in each frame are marked as white and remaining part of the figure is set as black.

The edges are detected by a Sobel filter. Each pixel is filtered by a 3x3 2D FIR filter. A nonlinear decision on the output of the filter provides information, if the pixel is part of an edge or not. All computation is performed in fixed point.

Demos **sh01**, **sh02** and **sh03** provide accelerated HW computation of edge detection with 1, 2 or 3 parallel HW data paths. HW demos are using 1, 2 or 3 DMA HW channels from the DDR3 to 1, 2 or 3 as an input to Sobel filters. Another 1, 2 or 3 DMA HW channels support output from the Sobel filters to the DDR3. Zynq PL resources and the accelerations reached for these HW designs are summarised in sections 1.3, 1.4 and 1.5.

Demos **so01**, **so02**, **so03** and **so04** perform also edge detection. Used programming model enables write the user-defined, synchronous, parallel computation or ARM and to execute it in parallel with HW data paths. All other HW and performance related parameters of **so01**, **so02** and **so03** demos are practically identical to the **sh01**, **sh02** and **sh03** demos. That is why we do not repeat the diagrams. The Zynq PL resources and accelerations reached for the **so04** demo are summarised in sections 1.6.

Motion detection

The motion detection algorithm detects and performs visualisation of **moving edges**. The moving edges are identified by two Sobel filters performing FIR filtering (similar to the above described edge detection) on pixels with identical coordinates, but from two subsequent video frames. The difference of these two filtered signals is filtered by a Median filter. The resulting signal is used for the nonlinear binary decision about the pixel. If the pixel is part of a moving edge, it is assigned red colour and merged with the original colour video signal. Resulting output Full HD video signal is unchanged, with the exception of red colour marked moving edges. See *Figure 2*. The fast moving edges in the face of the rabbit are marked by red pixels.

Demos **md01** and **md02** provide accelerated HW computation with 1 or 2 parallel HW data paths. HW demos are using 2 or 4 DMA HW channels for reading from **two** subsequent video frame buffers (located in the DDR3) to 1 or 2 video processing chains of HW accelerators performing the motion detection.

Another 1 or 2 DMA HW channels perform parallel write of results to the DDR3. Zynq PL resources and accelerations reached for these HW designs are summarised in sections 1.7 and 1.8.

Measurements of acceleration

The acceleration results have been measured as a ratio of the frame per second (FPS) reached by the accelerator and the FPS reached by the initial SW implementation on ARM in the SDSoC 2015.4. In case of SW implementation –O3 optimisation was used. HW support for the HDMI I/O data movement by the dedicated VDMA HW channels was used in all cases. ARM NEON HW accelerator is not used.

The performance of SW version of algorithms can be evaluated by booting demos from the enclosed BOOT.bin files. Files have been generated in SDSoC 2015.4 environment. The SDSoC 2015.4 source code and the SDSoC 2015.4 platform for the TE0720-03-2IF on TE0701-05 carrier board are not included. The SD card BOOT.bin files are enclosed.

6/29

signal processing



1.3 Project sh01: Edge detection with single HW accelerator




Figure 3: Project sh01 - Edge detection with single HW accelerator.




Figure 4: Project sh01 - Acceleration and HW resources used.



© 2016 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

1.4 Project sh02: Edge detection with two HW accelerators




Figure 5: Project sh02 - Edge detection with two HW accelerators.




Figure 6: Project sh02 – Acceleration and HW resources used.



1.5 Project sh03: Edge detection with three HW accelerators




Figure 7: Project sh03 - Edge detection with three HW accelerators.




Figure 8: Project sh03 - Acceleration and HW resources used.



© 2016 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

1.6 Project so04: Edge detection with four HW accelerators




Figure 9: Project so04 – Alternative programming style - Edge detection with four HW accelerators.





Figure 10: Project so04 - Acceleration and HW resources used.

ARM can execute user defined C code in parallel with HW data paths. See section 2.4 for more details.



1.7 Project md01: Motion detection with single chain of HW accelerators




Figure 11: Project md01 - Motion detection with single HW accelerator data path.




Figure 12: Project md01 - Acceleration and HW resources used

11/29



© 2016 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

Ústav teorie informace a automatizace AV ČR, v.v.i.

1.8 Project md02: Motion detection with two chains of HW accelerators




Figure 13: Project md02 - Motion detection with two HW accelerator data paths.




Figure 14: Project md02 - Acceleration and HW resources used.



12/29

http://zs.utia.cas.cz

2. Installation of evaluation package

2.1 Import of SW projects in Xilinx SDK 2015.4

Unzip the evaluation package to directory of your choice. The directory C:\VM_07 will be used in this application note. C:\VM_07\t20i2h1_V54_IMPORT

Create empty directory for Xilinx SDK workspace. C:\VM_07\t20i2h1

Start Xilinx SDK 2015.4 and select the directory for the SDK 2015.4 workspace. See Figure 15. Select C:\VM_07\t20i2h1

Workspace Launcher						
Select a workspace						
	ores your projects in a folder called a workspace. orkspace folder to use for this session.					
Workspace:	C:\VM07\t20i2h1	Browse				
🔲 Use this a	s the default and do not ask again	OK Cancel				

Figure 15: Select the SDK 2015.4 workspace.

HW and SW projects can be imported into SDK now. Select:

File -> Import -> General -> Existing Projects into Workspace Click on Next button. See Figure 16.

Ústav teorie informace a automatizace AV ČR, v.v.i.



13/29

http://zs.utia.cas.cz

SOK Import	
Select Create new projects from an archive file or directory.	Ľ
Select an import source:	
type filter text	
 General Archive File Existing Projects into Workspace File System Preferences C/C++ Git Finstall Remote Systems Run/Debug Team Tracing 	
Seck Next > Finish	Cancel

Figure 16: Import existing projects into workspace.

Type directory with projects to be imported. See Figure 17.

C:\VM_07\t20i2h1_V54_IMPORT


Set the **"Copy projects into workspace**" check box. Click on Finish button. See Figure 17.

Projects are imported. Compilation starts automatically. This first compilation of all SDK 2015.4 SW projects will take several minutes to finish. It should finish without errors.



Select archive file: Bro Projects: eckdsp (C:\VM07\t20i2h1_V54_JMPORT\md01_bsp) md01_bsp (C:\VM07\t20i2h1_V54_JMPORT\md01_hw_platform_0) md01_bsp (C:\VM07\t20i2h1_V54_JMPORT\md01_rows_fixed_100) md01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\md02_hw_platform_0) md02_bsp (C:\VM07\t20i2h1_V54_JMPORT\md02_bsp) md02_bsp (C:\VM07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) md02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) sh01_hw_platform_0 (C:\VM07\t20i2h1_V54_JMPORT\sh01_hsp) sh01_mv_platform_0 (C:\VM07\t20i2h1_V54_JMPORT\sh01_rows_fixed_100) sh01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh01_rows_resize_25_to_100) sh02_bsp (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_resize_25_to_100) sh02_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_resize_25_to_100) sh02_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) sh02_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) sh03_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) sh03_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) so01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\so01_rows_resize_25_to_100) so01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\so01_rows_resize_25_to_100) so01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\so01_rows_resize_25_to_100) so01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\so01_rows	Select archive file: Projects: v edkdsp (C:\VM07\t2 v md01_bsp (C:\VM07 v md01_hw_platform_ v md02_bsp (C:\VM07 v md02_hw_platform_ v md02_hw_platform_ v md02_rows_fixed_100 v sh01_bsp (C:\VM07\ v sh01_bsp (C:\VM07\ v sh01_rows_fixed_100 v sh01_rows_resize_25 v sh02_bsp (C:\VM07\ v sh02_rows_fixed_100 v sh02_rows_fixed_100 v sh03_bsp (C:\VM07\ v sh03_bsp (C:\VM07\ v sh03_bsp (C:\VM07\ v sh03_rows_resize_25 v sh03_bsp (C:\VM07\ v sh03_rows_fixed_100 v sh03_rows_fixed_100 v sh03_rows_resize_25 v so01_bsp (C:\VM07\ v so01_hw_platform_0 v so01_rows_fixed_100 v so02_rows_resize_25 v so02_bsp (C:\VM07\ v so02_rows_resize_25 v so03_bsp (C:\VM07\ v so03_hw_platform_0 v so03_rows_fixed_100 v so03_row	20i2h1_V54_IMPORT\edkd 7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 10 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 5_to_100 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 5_to_100 (C:\VM07\t20i2h1_V54_II 5_to_100 (C:\VM07\t20i2h1_V54_II 0 (C:\VM0	Isp) Ind01_bsp) IMPORT\md01_hv IMPORT\md02_hv IMPORT\md02_hv IMPORT\md02_roi 01_bsp) MPORT\sh01_hw_f MPORT\sh01_nwsf I_V54_IMPORT\sh02_hw_f MPORT\sh02_hw_f MPORT\sh02_nwsf I_V54_IMPORT\sh0 03_bsp) MPORT\sh03_nwsf MPORT\sh03_nwsf MPORT\sh03_nwsf MPORT\sh01_hw_f MPORT\so01_hw_f MPORT\so01_nwsf I_V54_IMPORT\sh0 01_bsp) MPORT\so01_nwsf I_V54_IMPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_hw_f MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so02_hw_f	ws_fixed_100) v_platform_0) ws_fixed_100) olatform_0) fixed_100) 1_rows_resize_25_f olatform_0) fixed_100) 12_rows_resize_25_f olatform_0) fixed_100) 13_rows_resize_25_f olatform_0) fixed_100) 11_rows_resize_25_f	to_100) to_100)	 Browse Browse Select All Deselect All Refresh
Select archive file: Bro rojects: edkdsp (C:\VM07\t20i2h1_V54_JMPORT\md01_bsp) md01_bsp (C:\VM07\t20i2h1_V54_JMPORT\md01_hw_platform_0) md01_novs_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\md01_rows_fixed_100) md02_bsp (C:\VM07\t20i2h1_V54_JMPORT\md02_bsp) md02_novs_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) md02_novs_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) sh01_psp (C:\VM07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) sh01_nw_platform_0 (C:\VM07\t20i2h1_V54_JMPORT\sh01_rows_resize_25_to_100) sh01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh01_rows_resize_25_to_100) sh01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh02_bsp (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_resize_25_to_100) sh02_bsp (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) sh03_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) sh03_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) sh03_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) s001_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) s001_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\so01_rows_resize_25_to_100) s001_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\so01_rows_fixed_100)	Select archive file: vojects: vojects: vmd01_bsp (C:\VM07\t2 vmd01_hw_platform_ md01_rows_fixed_10 md02_bsp (C:\VM07 md02_hw_platform_ md02_rows_fixed_10 sh01_bsp (C:\VM07 sh01_hw_platform_0 sh01_rows_fixed_100 sh01_rows_fixed_100 sh02_psp (C:\VM07 sh02_bsp (C:\VM07 sh02_bsp (C:\VM07 sh02_rows_fixed_100 sh03_rows_fixed_100 sh03_rows_fixed_100 sh03_rows_fixed_100 sh03_rows_resize_25 so01_bsp (C:\VM07 so01_hw_platform_0 so01_rows_fixed_100 so01_rows_fixed_100 so01_rows_fixed_100 so02_rows_resize_25 so02_bsp (C:\VM07 so02_hw_platform_0 so02_rows_resize_25 so03_bsp (C:\VM07 so03_hw_platform_0 so03_rows_fixed_100 so03_rows_f	20i2h1_V54_IMPORT\edkd 7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 10 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 5_to_100 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 5_to_100 (C:\VM07\t20i2h1_V54_II 5_to_100 (C:\VM07\t20i2h1_V54_II 0 (C:\VM0	Isp) Ind01_bsp) IMPORT\md01_hv IMPORT\md02_hv IMPORT\md02_hv IMPORT\md02_roi 01_bsp) MPORT\sh01_hw_f MPORT\sh01_nwsf I_V54_IMPORT\sh02_hw_f MPORT\sh02_hw_f MPORT\sh02_nwsf I_V54_IMPORT\sh0 03_bsp) MPORT\sh03_nwsf MPORT\sh03_nwsf MPORT\sh03_nwsf MPORT\sh01_hw_f MPORT\so01_hw_f MPORT\so01_nwsf I_V54_IMPORT\sh0 01_bsp) MPORT\so01_nwsf I_V54_IMPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_hw_f MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so01_nwsf MPORT\so02_hw_f	ws_fixed_100) v_platform_0) ws_fixed_100) olatform_0) fixed_100) 1_rows_resize_25_f olatform_0) fixed_100) 12_rows_resize_25_f olatform_0) fixed_100) 13_rows_resize_25_f olatform_0) fixed_100) 11_rows_resize_25_f	to_100) to_100)	Browse Select All Deselect All
rojects: vedkdsp (C:\VM07\t20i2h1_V54_IMPORT\edkdsp) vm001_bsp (C:\VM07\t20i2h1_V54_IMPORT\md01_bsp) vm001_bsp (C:\VM07\t20i2h1_V54_IMPORT\md01_hw_platform_0) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\md02_hsp) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\md02_hsp) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\md02_hsp) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\md02_novs_fixed_100) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\md02_rows_fixed_100) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\sh01_bsp) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\sh01_hw_platform_0) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\sh01_rows_fixed_100) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\sh01_rows_fixed_100) vm002_bsp (C:\VM07\t20i2h1_V54_IMPORT\sh02_rows_fixed_100) vm002_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\sh02_rows_fixed_100) vm002_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\sh02_rows_fixed_100) vm002_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\sh02_rows_fixed_100) vm002_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\sh03_rows_fixed_100) vm002_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_IMPORT\sh03_rows_fixed_100) vm01_sh03_rows_resize_5_to_100 (C:\VM07\t20i2h1_V54_IMPORT\sh03_rows_fixed_100) vm01_sh03_rows_resize_5_to_100 (C:\VM07\t20i2h1_V54_IMPORT\sh03_rows_fixed_100) vm01_ss01_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\sh03_rows_fixed_100) vm01_ss01_rows_resize_5_to_100 (C:\VM07\t20i2h1_V54_IMPORT\ss01_rows_fixed_100) vm01_ss01_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss01_rows_fixed_100) vm01_ss01_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss01_rows_fixed_100) vm01_ss01_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss02_rows_fixed_100) vm02_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss02_rows_fixed_100) vm02_ss02_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss02_rows_fixed_100) vm02_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss02_rows_fixed_100) vm02_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss03_rows_fixed_100) vm02_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss03_rows_fixed_100) vm02_rows_fixed_100 (C:\VM07\t20i2h1_V54_IMPORT\ss03_rows_fixe_110	rojects: velkdsp (C:\VM07\t2 md01_bsp (C:\VM07 md01_nw_platform md02_bsp (C:\VM07 md02_bsp (C:\VM07 md02_rows_fixed_10 sh01_bsp (C:\VM07 sh01_bsp (C:\VM07 sh01_rows_fixed_100 sh01_rows_resize_25 sh02_bsp (C:\VM07 sh02_nws_fixed_100 sh02_rows_resize_25 sh03_bsp (C:\VM07 sh03_hw_platform_0 sh03_rows_fixed_100 sh03_rows_fixed_100 sh03_rows_fixed_100 sh03_rows_resize_25 so01_bsp (C:\VM07 so01_hw_platform_0 so01_rows_resize_25 so01_bsp (C:\VM07 so01_nows_fixed_100 so02_rows_resize_25 so02_bsp (C:\VM07 so02_rows_resize_25 so02_bsp (C:\VM07 so02_rows_resize_25 so02_rows_resize_25 so03_bsp (C:\VM07 so03_hw_platform_0 so03_rows_fixed_100 so03_rows_	7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 1V20i2h1_V54_IMPORT\sh0 00 (C:\VM07\t20i2h1_V54_II 00 (C:\VM07\t20	Ado1_bsp) IMPORT\md01_hv IMPORT\md01_ro ad02_bsp) IMPORT\md02_hv IMPORT\md02_hv IMPORT\md02_ro D1_bsp) MPORT\sh01_hw_p MPORT\sh01_nw_p MPORT\sh02_hw_p MPORT\sh02_hw_p MPORT\sh02_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh02_hw_p	ws_fixed_100) v_platform_0) ws_fixed_100) olatform_0) fixed_100) 1_rows_resize_25_f olatform_0) fixed_100) 12_rows_resize_25_f olatform_0) fixed_100) 13_rows_resize_25_f olatform_0) fixed_100) 11_rows_resize_25_f	to_100) to_100)	Select All Deselect All
<pre>9 edkdsp (C:\\M07\t20i2h1_V54_JMPORT\edkdsp) 9 md01_bsp (C:\\M07\t20i2h1_V54_JMPORT\md01_bsp) 9 md01_hw_platform_0 (C:\\M07\t20i2h1_V54_JMPORT\md01_hw_platform_0) 9 md02_hw_platform_0 (C:\\M07\t20i2h1_V54_JMPORT\md02_hsp) 9 md02_hw_platform_0 (C:\\M07\t20i2h1_V54_JMPORT\md02_hw_platform_0) 9 md02_rows_fixed_100 (C:\\M07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) 9 sh01_bsp (C:\\M07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) 9 sh01_rows_fixed_100 (C:\\M07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) 9 sh01_rows_fixed_100 (C:\M07\t20i2h1_V54_JMPORT\md02_rows_fixed_100) 9 sh01_rows_resize_25_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh01_rows_fixed_100) 9 sh01_rows_resize_25_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh01_rows_fixed_100) 9 sh02_rows_fixed_100 (C:\M07\t20i2h1_V54_JMPORT\sh01_rows_fixed_100) 9 sh02_rows_resize_25_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) 9 sh02_rows_resize_25_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) 9 sh02_rows_resize_25_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) 9 sh03_rows_resize_25_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) 9 sh03_rows_resize_25_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) 9 sh03_rows_resize_25_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) 9 sh03_rows_resize_5_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) 9 sh03_rows_resize_5_to_100 (C:\M07\t20i2h1_V54_JMPORT\sh03_rows_resize_25_to_100) 9 sh03_rows_resize_5_to_100 (C:\M07\t20i2h1_V54_JMPORT\so01_rows_resize_25_to_100) 9 sh03_rows_resize_5_to_100 (C:\M07\t20i2h1_V54_JMPORT\so03_rows_resize_25_to_100) 9 sh03_row</pre>	edkdsp (C:\VM07\t2 md01_bsp (C:\VM07 md01_hw_platform_ md01_rows_fixed_10 md02_bsp (C:\VM07 md02_hw_platform_ md02_hw_platform_ md02_hw_platform_0 md02_hw_platform_0 sh01_bsp (C:\VM07\ sh01_rows_fixed_100 sh01_rows_fixed_100 sh01_rows_resize_25 sh02_bsp (C:\VM07\ sh02_rows_resize_25 sh02_rows_fixed_100 sh02_rows_resize_25 sh03_bsp (C:\VM07\ sh03_rows_resize_25 sh03_rows_resize_25 sh03_rows_resize_25 so01_bsp (C:\VM07\ sh03_rows_resize_25 so01_bsp (C:\VM07\ so01_bsp (C:\VM07\ so01_bsp (C:\VM07\ so01_rows_resize_25 so01_rows_resize_25 so02_rows_resize_25 so02_rows_resize_25 so01_rows_resize_25 so02_rows_resize_25 so02_rows_resize_25 so02_rows_resize_25 so02_rows_resize_25 so02_rows_resize_25 so02_rows_resize_25 so02_rows_resize_25	7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 1V20i2h1_V54_IMPORT\sh0 00 (C:\VM07\t20i2h1_V54_II 00 (C:\VM07\t20	Ado1_bsp) IMPORT\md01_hv IMPORT\md01_ro ad02_bsp) IMPORT\md02_hv IMPORT\md02_hv IMPORT\md02_ro D1_bsp) MPORT\sh01_hw_p MPORT\sh01_nw_p MPORT\sh02_hw_p MPORT\sh02_hw_p MPORT\sh02_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh02_hw_p	ws_fixed_100) v_platform_0) ws_fixed_100) olatform_0) fixed_100) 1_rows_resize_25_f olatform_0) fixed_100) 12_rows_resize_25_f olatform_0) fixed_100) 13_rows_resize_25_f olatform_0) fixed_100) 11_rows_resize_25_f	to_100) to_100)	Deselect All
<pre> md01_bsp (C:\VM07\t20i2h1_V54_JMPORT\md01_bsp) md01_hw_platform_0 (C:\VM07\t20i2h1_V54_JMPORT\md01_hw_platform_0) md02_bsp (C:\VM07\t20i2h1_V54_JMPORT\md02_bsp) md02_bsp (C:\VM07\t20i2h1_V54_JMPORT\md02_bsp) md02_bsp (C:\VM07\t20i2h1_V54_JMPORT\md02_bsp) md02_bsp (C:\VM07\t20i2h1_V54_JMPORT\sh01_bsp) sh01_bsp (C:\VM07\t20i2h1_V54_JMPORT\sh01_bsp) sh01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh01_bsp) sh01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh01_rows_fixed_100) sh01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh01_rows_fixed_100) sh01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh01_rows_fixed_100) sh01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_resize_25_to_100) sh02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh02_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh02_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh02_rows_fixed_100) sh02_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) sh03_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) sh03_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\sh03_rows_fixed_100) so01_bsp (C:\VM07\t20i2h1_V54_JMPORT\so01_bsp) so01_hw_platform_0 (C:\VM07\t20i2h1_V54_JMPORT\so01_rows_fixed_100) so01_sps (C:\VM07\t20i2h1_V54_JMPORT\so02_rows_fixed_100) so01_rows_resize_25_to_100 (C:\VM07\t20i2h1_V54_JMPORT\so02_rows_fixed_100) so01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\so02_rows_fixed_100) so01_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\so02_rows_fixed_100) so02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\so02_rows_fixed_100) so02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\so02_rows_fixed_100) so02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\so02_rows_fixed_100) so02_rows_fixed_100 (C:\VM07\t20i2h1_V54_JMPORT\so02_rows_fixed_100) so02_rows_fixed_100 (C:\VM07</pre>	 md01_bsp (C:\VM07 md01_hw_platform_ md01_rows_fixed_10 md02_bsp (C:\VM07 md02_hw_platform_ md02_rows_fixed_100 sh01_bsp (C:\VM07\ sh01_bsp (C:\VM07\ sh01_rows_fixed_100 sh01_rows_fixed_100 sh01_rows_resize_25 sh02_bsp (C:\VM07\ sh02_rows_fixed_100 sh02_rows_resize_25 sh03_bsp (C:\VM07\ sh03_hw_platform_0 sh03_rows_fixed_100 sh03_rows_resize_25 so01_bsp (C:\VM07\ so01_hw_platform_0 so01_rows_fixed_100 so01_rows_fixed_100 so02_rows_fixed_100 so02_rows_fixed_100 so02_rows_resize_25 so03_bsp (C:\VM07\ so03_bsp (C:\VM07\ so03_hw_platform_0 so03_rows_fixed_100 so03_rows_fixed_100 so03_rows_fixed_100 	7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 7\t20i2h1_V54_IMPORT\m _0 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 00 (C:\VM07\t20i2h1_V54_ 1V20i2h1_V54_IMPORT\sh0 00 (C:\VM07\t20i2h1_V54_II 00 (C:\VM07\t20	Ado1_bsp) IMPORT\md01_hv IMPORT\md01_ro ad02_bsp) IMPORT\md02_hv IMPORT\md02_hv IMPORT\md02_ro D1_bsp) MPORT\sh01_hw_p MPORT\sh01_nw_p MPORT\sh02_hw_p MPORT\sh02_hw_p MPORT\sh02_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh03_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh01_hw_p MPORT\sh02_hw_p	ws_fixed_100) v_platform_0) ws_fixed_100) olatform_0) fixed_100) 1_rows_resize_25_f olatform_0) fixed_100) 12_rows_resize_25_f olatform_0) fixed_100) 13_rows_resize_25_f olatform_0) fixed_100) 11_rows_resize_25_f	to_100) to_100)	Deselect All
Image: Solity of the second	so01_bsp (C:\VM07\ so01_hw_platform_0 so01_rows_fixed_100 so01_rows_resize_25 so02_bsp (C:\VM07\ so02_hw_platform_0 so02_rows_fixed_100 so02_rows_resize_25 so03_bsp (C:\VM07\ so03_hw_platform_0 so03_rows_fixed_100 so03_rows_fixed_100	\t20i2h1_V54_IMPORT\soC 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II 5_to_100 (C:\VM07\t20i2h1 \t20i2h1_V54_IMPORT\soC 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II	01_bsp) MPORT\so01_hw_f MPORT\so01_rows 1_V54_IMPORT\so0 02_bsp) MPORT\so02_hw_f	blatform_0) _fixed_100) 11_rows_resize_25_t		
 Search for nested projects Copy projects into workspace 		\t20i2h1_V54_IMPORT\so0 0 (C:\VM07\t20i2h1_V54_II 0 (C:\VM07\t20i2h1_V54_II	1_V54_IMPORT\so0 03_bsp) MPORT\so03_hw_f MPORT\so03_rows	_fixed_100) 12_rows_resize_25_t platform_0) _fixed_100)		•
		cts				
	Copy projects into work	kspace				
-	Working sets					
Working sets: Select		9 3613				Select
Selec	working secs:					Jelect

Figure 17: Select "Copy projects into workspace" and finish the import of all projects.






Figure 18: All projects are compiled in debug mode.

The SDK 2015.4 environment compiles all imported demos in debug mode by default.



16/29

2.2 HW setup

HW setup is using commercially accessible components [1], [2], [3], [4]:

TE0720-03-2IF; Part: XC7Z020-2CLG484I; 1 GByte DDR; Industrial Grade;Price: \in 269,00 [1]**Heatsink for TE0720**, spring-loaded embedded;Price: \in 19.00 [2]**TE0701-05 Carrier Board** for Trenz Electronic 7 Series;Price: \notin 249.00 [3]**AES-FMC-HDMI-CAM-G** FMC card with HDMI I/O and CAM interfacePrice: \$250.00 [4]

HW Options:

TE0720-03-2IF can be replaced by TE0720-02-2IF TE0701-05 can be replaced by TE0701-04 (Same Price, both boards from Trenz) [1]. (Same Price, both boards from Trenz) [3].

Trenz TE0701-04 or TE0701-05 carriers require modifications to run the FMC carrier AES-FMC-HDMI-CAM-G with Zynq TE0720-03-2IF system on module. The modification is related to the swapped polarity of the differential clock signal for the FMC board. Evaluation HW systems with carriers TE0701-04 or TE0701-05 provided by UTIA have these modifications already done.

UTIA can implement these HW modifications for the original Trenz TE0701-04 and TE0701-05 carriers. This requires written e-mail request to <u>kadlec@utia.cas.cz</u>. Request will be first confirmed by UTIA. The interested party has to cover the cost of shipment of the carrier board to/from UTIA. Modification can be done in 5 working days and it is offered free of charge.

2.3 Test demos

To test demos follow these steps:

- Connect source of the Full HD HDMI signal (usually PC or laptop) to the HDMI IN connector on the AES-FMC-HDMI-CAM-G FMC card.
- Connect Full HD HDMI (or DVI) monitor by HDMI cable to the HDMI OUT on the AES-FMC-HDMI-CAM-G FMC card.
- Switch the monitor ON.
- Connect the carrier board by USB-to-miniUSB cable to PC to support JTAG serial link and the standard serial terminal.
- Connect power supply (DC 12V).
- Open and configure the standard serial terminal client (PuTTY or similar) on PC. (Speed: 115200 baud; Data bits: 8; Stop bits: 1; Parity: None; Flow control: None.)
- Reset the board. Board will start first stage boot loader from internal flash as set up by Trenz. It is writing messages to the serial terminal. On request, "Hit any key to stop autoboot" type any key to stop the auto-boot of linux.
- Close the serial terminal client SW on the PC before you switch-off the power for the TE0701-05 carrier board.

17/29



http://zs.utia.cas.cz



Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

- 0 X P COM17 - PuTTY MMC: zyng sdhci: 0 * Using default environment In: serial Out: serial Err: serial Gem.e000b000 Net: Hit any key to stop autoboot: 0 zynq-uboot> U-Boot 2013.01-00011-gc260602-dirty (Apr 11 2014 - 06:18:54) I2C: ready DRAM: 256 MiB WARNING: Caches not enabled MMC: zyng sdhci: 0 Using default environment In: serial Out: serial Err: serial Gem.e000b000 Net: Ξ Hit any key to stop autoboot: 0 zynq-uboot>

Figure 19: Serial console. Reset board and stop autoboot.

Download bitstream to the board. Demo so04_rows_resize_25_to_100 will be used as an example. The **bitstream.bit** for the demo is located in the directory:

18/29

C:\VM_07\t20i2h1\so04_hw_platform_0



ŪTĬA

http://zs.utia.cas.cz



SOK Program FPGA					×	
Program FPGA						
Specify the bitstream	n and the ELF files	that reside in BRAM memory				
- Hardware Configura	tion					
Hardware Platform:	so04_hw_platfor	rm_0	•			
Connection:	Local		•	New		
Device:	Auto Detect			Select		
Bitstream:	C:\VM07\t20i2h	1\so04_hw_platform_0\bitstream.bit		Search	Browse	
Partial Bitstream						
BMM/MMI File:				Search	Browse	
Software Configuration	ion					
Processor		ELF/MEM File to Initialize in Block RAM				
l						
· · · · · · · · · · · · · · · · · · ·						
?		(Program		Cancel	

Figure 20: Download bitstream to the PL part of Zynq.

Select the bitstream for download to the PL part of Zynq via the USB cable in the JTAG mode.

ox Debug Configurations		
Create, manage, and run configurations		Ś
Ype filter text Target Communication Framework Image: Sold Framework Image: Sold Framework Image: Sold Framework Framework Image: Sold Framework Framework Image: Sold Framework Framework Image: Sold Framework Framework Framework Image: Sold Framework Fr		Application to Select
	Bitstream file:	bitstream.bit Search Browse ps7_init.tcl Search Browse
	Reset Processor Program FPG Run ps7_init Run ps7_post_coi Enable Cross-Trig	3. Run ps7_inic (Only inst time after system reset to board power ON) 4. C:\VM07\t20i2h1\s004-rows_resize_25_to_100\Release\s004_rows_resize_25_to_100.elf' will be downloaded to the processor 'ps7_cortexa9_0'
Filter matched 6 of 16 items		Apply
0		Debug

Figure 21: Select demo application for debug.

19/29

http://zs.utia.cas.cz



nent of

signal processing

Debug - Source not found X	ilinx SDK				_ 🗆 🗙
File Edit Navigate Search	Project Xilinx Tools Run Window Help				
📫 - 🛛 🕼 🗁 🛤	📓 📓 🔄 🔰 🤌 🕈 🔕 🕶 🗛 👻 🕪 💷 🖴 🖏 🌫 🕪 🖄 🖉 🖉 🖉 🥔 🏄	• 🖓 • 🌾 🄇	•••	(
		Q	uick Access	📑 🔤 C/C+	+ 隊 Debug
🕸 Debug 🛛	🍇 🖉 🖬 🔁 🗖	(x)= Va 🖾	[©] ⊚ Br 1010 Re	🔀 X 🔳 XS 🛋	Mo 🗖 🗖
	0 Release [Xilinx C/C++ application (GDB)]	1	<u>e</u>	••• 🖻 🖉 🗶 🖗	k 📫 🖆 🝸
XMD Target Debug Ag A Phread [1] (Suspen)	ent (20.07.16 13:45) (Suspended)	Name			Value
■ 1 main() 0x001					
arm-xilinx-eabi-gdb (2					
C:\VM07\t20i2h1\so04	_rows_resize_25_to_100\Release\so04_rows_resize_25_to_100.elf (20.07.16 13:45) [Console not connected to process stdio]				
		•			Þ
					*
		4			Ψ.
C main() 🐹			🗄 Outline 🛛		- 8
			An outline is not	available.	
No source available for "main() "					
View Disassembly					
		1			
👛 Target Conn 🔀 🗖 🗖	🔄 Console 🛛 🖉 Tasks 🖳 SDK Terminal 🤶 Problems 🕖 Executables 🚺 Memory 🖳 🔲 SDK Log 🕅				
💒 🚇	So04 rows resize 25 to 100 Release [Xilinx C/C++ application (GDB)] C\\/W07\t20i2h1\so04 rows resize	0 : Proces		ompleted for ps7_	
 Image: Berner Server Image: Berner Berner Berner Image: Berner Berne	sou4_rows_resize_C2_to_LOU Kelease [XIIIIX C/C++ application (GDB)] C:\VMU/\t2UiZh1\sou4_rows_resiz Process STDIO not connected to console.			on host '127.0.0. r {jtag cable nam	
> Description QEMU TcfGdbClient	If you'd like to see UART output in this console, please modify STDIO sett: 13:42:29 ERF	OR : 'fpga	-file C:/VM07/	t20i2h1/so04_hw_p	latform_0/
	13:42:50 INF 13:42:50 INF	0 : 'targe	ets -set -filte	on host '127.0.0. r {jtag_cable_nam	e =~ "JTAG
	13:42:53 INF 13:45:05 INF	O : FPGA		essfully with bit	
	13:45:05 INF	0 : ps7_po	ost_config is o	ompleted.	E
	13:45:05 INF	0 : Proces	ssor reset is c	ompleted for ps7_	cortexa9_0
	۲				+

Figure 22: Debug stops at first executable line of ARM Cortex A9 code.

Start the **so04** demo ARM C code from the debugger.

The demo performs initialisation and starts HW accelerated computation in four parallel data paths. See Figure 23 and Figure 24 for the listing. The image processing time is measured in number of clock cycles of the ARM 666 MHz clock. IT is increasing as the SW programmable number of processed micro-lines is increasing. It is increased by 1 in each new frame.

The output to the display is presented in *Figure 2*.



http://zs.utia.cas.cz

20/29

```
_ D X
🖉 COM17 - PuTTY
U-Boot 2013.01-00011-gc260602-dirty (Apr 11 2014 - 06:18:54)
I2C:
        ready
DRAM: 256 MiB
WARNING: Caches not enabled
MMC: zynq sdhci: 0
Using default environment
In:
        serial
       serial
Out:
Err:
        serial
        Gem.e000b000
Net:
Hit any key to stop autoboot: 0
zynq-uboot>
********
   Signal Processing Dept., *
   UTIA AV CR, v.v.i.
   HDMI In/Out IMAGEON
                                                                                                     Ξ
   C:/S/t20i2h1/hio
    ********
IIC IMAGEON Initialization ... OK
Initialize CDCE913 ... 148.500 MHz ... OK
HDMIO Initialization ... OK
Initialize Timing Controller ... 1920x1080p60 OK
Initialize VDMA ... Common Init ... TX Init ... OK
HDMII cable plugged
HDMII: Waiting for incoming video ... OK (LOCKED)
HDMII: ADV7611 Video Input Information
         ADV7011 vitted inputPoint Finder informationVideo Input= DVI, ProgressiveColor Depth= 8 bits per channelHSYNC Timing= hav=1920, hfp=88, hsw=44(hsp=1), hbp=148VSYNC Timing= vav=1080, vfp=04, vsw=05(vsp=1), vbp=036
         Video Dimensions = 1920 x 1080

        Pixel Clock
        = 148.500000 MHz

        Frame rate
        = 60.0 FPS

Initialize VDMA ... RX Init ... OK
Running sobel ....
AXI VDMA - Partial Register Dump (uBaseAddr = 0x43000000):
           PARKPTR = 0x0000000
           S2MM_DMACR = 0x000100CB
           S2MM_DMASR = 0x00014810
S2MM_STRD_FRMDLY = 0x00001000
                                = 0 \times 00014810
           S2MM START ADDR0 = 0x20000000
           S2MM START ADDR1 = 0x20800000
           S2MM_START_ADDR2 = 0x21000000
           \begin{array}{rcl} S2MM & HSIZE & = & 0x00000F00\\ S2MM & VSIZE & = & 0x00000438 \end{array}
          MM2S_DMACR = 0x0001008B
MM2S_DMASR = 0x00011000
           MM2S STRD FRMDLY = 0x00001000
           MM2S START ADDR0 = 0x20000000
          MM2S_START_ADDR1 = 0x20800000
MM2S_START_ADDR2 = 0x21000000
MM2S_HSIZE = 0x00000F00
                         = 0 \times 00000 F00
           MM25 VSIZE
                               = 0 \times 00000438
```

Figure 23: Listing from so04 - first part.



Akademie věd České republiky

Ústav teorie informace a automatizace AV ČR, v.v.i.

http://zs.utia.cas.cz



🛃 COM17 - Pu	ITTY							X
	2MM_HSIZE_ST 2MM_VSIZE_ST							
AXT VDMA -	Checking Er	ror Flags						
_	MM DMASR - E							
	MM DMASR - S							
	MM_DMASR - D							
AXI_VDMA -	Clearing Er	ror Flags						
	Partial Reg			Addr	= 0x43000	0000):		
P) 	ARKPTR	= 0x04	030000					
S	2MM DMACR	$= 0 \times 0 0$	0100CB					
	2MM_DMASR							
S	2MM_STRD_FRM	DLY = 0x000	001000					
S	2MM_START_AD	DR0 = 0x200	000000					
	2MM_START_AD							
	2MM_START_AD							
	2MM_HSIZE 2MM_VSIZE							
 M	M2S DMACR		010098					
	M2S_DMACK							
	M2S STRD FRM							
	125 START AD							
М	M2S START AD	DR1 = 0x20	800000					
	M2S_START_AD							
М	M2S_HSIZE	= 0 x 0 0	000F00					
M	M2S_VSIZE	$= 0 \times 0 0$	000438					
	2MM_HSIZE_ST							
	2MM_VSIZE_ST	AIUS- 0X000	000000					
Parking st	arted							
_	essing time:	0, Total	FPS: 0.	0700	97			
	essing time:							
Image proc	essing time:	1563282,	Total F	PS:	60.084064			
Image proc	essing time:	1585946, 3	Total F	PS:	60.080208			
	essing time:							
	essing time:							
	essing time: essing time:							
	essing time:							
	essing time:							
	essing time:							
	essing time:							
Image proc	essing time:	1791722, 3	Total F	PS:	60.072369			
Image proc	essing time:	1814530, 3	Total F	PS:	60.072727			
	essing time:							
	essing time:							
	essing time:							
	essing time:							
	essing time: essing time:							
	essing time:							
	essing time:							
	essing time:							
Image proc	essing time:	2043664,	Total F	PS:	60.073788			
	essing time:							
	essing time:							
	essing time:							
image proce	essing time:	2135040,	Iotal F	PS:	60.073246			

Figure 24: Listing from so04 - next part.

22/29





Additional notes about included demos:

- The edge detection demo sh01_rows_fixed_100 works on complete frame with single HW accelerator data path.
- The edge detection demo sh01_rows_resize_25_to_100 works with identical HW as demo sh01_rows_fixed_100.
 - The HW data movers are instructed about the number of lines to be processed. SW is writing this information to an AXI-lite configuration register of the data mover IP core.
 - SW scales dynamically the number of micro-lines to be processed.
 - It is tuned from 1/4 of frame to the complete frame.
 - Part of the frame which is not processed is automatically propagating the input video signal via the cyclic structure of 8 video frame buffers.
- The edge detection demos sh02_rows_fixed_100 and sh02_rows_resize_25_to_100 work with 2 data paths. The edge detection demos sh03_rows_fixed_100 and sh03_rows_resize_25_to_100 work with 3 data paths.
- Demos sh01, sh02 or sh03 are linked with static libraries libsh01.a, libsh02.a or libsh03.a.
- Demos so01, so02, so03 or so04 are linked with static libraries libso01.a, libso02, libso03.a or libso04.a. Demos use slightly different programming model to support execution of user defined, synchronous parallel code on ARM.
- Motion detection demos md01_rows_fixed_100 and md02_rows_fixed_100 work with one or two HW video processing chains. These HW chains have only fixed set of processed lines (1x 100% or 2x 50% of the Full HD frame).
- Demos md01 and md02 are linked with static libraries libmd01.a, or libmd02.a.

Files for the SD card (SW implementation of video processing algorithms on ARM in SDSoC 2015.4) can be found in:

SD_cards\SW\sh01\BOOT.bin SD_cards\SW\sh02\BOOT.bin SD_cards\SW\sh03\BOOT.bin

SD_cards\SW\so01\BOOT.bin SD_cards\SW\so02\BOOT.bin SD_cards\SW\so03\BOOT.bin SD_cards\SW\so04\BOOT.bin

SD_cards\SW\md01\BOOT.bin SD_cards\SW\md02\BOOT.bin

These files can be used for evaluation of the system performance in case of sequential SW computation on ARM Cortex A9 processor without HW acceleration. Projects have been compiled with maximal optimisation (-O3) without use of NEON.

2.4 Synchronisation of user C code with the video processing HW accelerators

This section describes synchronisation of ARM C code with Video processing accelerators. Two cases or programming models are described.

- Internal synchronisation with parallel HW data paths
- User defined synchronisation with parallel HW data paths



23/29



Internal synchronisation with parallel HW data paths

Consider sh03 rows fixed 100 project as an example. Three HW data paths perform edge detection in parallel on 3 separate areas of a DDR3 video frame. ARM C code is calling function (see Table 1.):

C:\VM 07\t20i2h1\sh03 rows fixed 100\sobel\img filters.c

```
#include <stdio.h>
#include "frame size.h"
#include "hw sobel.h"
void img_process(unsigned short *in1, unsigned short *out1,
                 unsigned short *in2, unsigned short *out2,
                 unsigned short *in3, unsigned short *out3) {
     p0 sobel filter htile1 0(in1, out1, NUMROWS);
     p0 sobel filter htile2 0(in2, out2, NUMROWS);
11
11
      Some user defined sequential C code for ARM can be inserted here.
11
11
      ARM C code will run in parallel with HW path 1 and HW path 2.
11
      However, start of the synchronising HW path 3 is delayed.
11
11
      This programming style can be used,
11
      if HW path 1 and HW path 2 are long and
11
      HW path 3 together with the sequential ARM C code has together
11
      similar total length(in terms of clock cycles)
11
      as HW path 1 or HW path 2
11
     p0 sobel filter htile3 0(in3, out3, NUMROWS);
```

Table 1: Listing of ARM C function using the internal synchronisation with parallel HW data paths.

The three called functions

```
p0 sobel filter htile1 0() // Not blocking, Starts HW path 1
p0 sobel filter htile2 0() // Not blocking, Starts HW path 2
p0 sobel filter htile3 0() // Blocking, Starts HW path 3 waits for 1,2,3.
```

correspond to the three HW video acceleration paths. These functions are NOT independent. Functions have to be called in the described fixed order. Each of functions starts its HW data path. However, only the third (last) function is blocking and waits internally for all 3 HW data paths to finish processing and return their results to their section of the output video frame buffer.

All three functions have been defined in the original SDSoC 2015.4 project and exported in the libsh03.a static library.

ARM processor is waiting inside of the last call function on this synchronisation point and it cannot be used easily for computation of user defined C code. One possible solution is described next.



User defined synchronisation with parallel HW data paths

Consider **so03_rows_fixed_100** project as an example of this alternative programming style. Three HW data paths will perform edge detection in parallel on 3 separate areas of a DDR3 video frame. ARM code is calling function (see Table 2):

C:\VM_07\t20i2h1\so03_rows_fixed_100\sobel\img_filters.c

```
#include <stdio.h>
#include "frame size.h"
#include "hw sobel.h"
void img process(unsigned short *fb in, unsigned short *fb out) {
#pragma SDS async(1)
     p0 sobel filter htile 2(fb in,
                              fb out,
                              NUMTILEROWS);
#pragma SDS async(2)
     p0 sobel_filter_htile_1(fb_in + NUMTILEROWS*NUMPADCOLS,
                              fb out + NUMTILEROWS*NUMPADCOLS,
                              NUMTILEROWS);
#pragma SDS async(3)
     p0 sobel filter htile 0(fb in + 2*NUMTILEROWS*NUMPADCOLS,
                              fb out + 2*NUMTILEROWS*NUMPADCOLS,
                              NUMTILEROWS);
11
11
     USER C code can be inserted here to run in parallel with HW paths.
11
     For optimal use, the computing time of each of
11
     the three HW paths should be similar as the computing time
11
     of the sequential C code executed in parallel on ARM processor here.
11
     sds wait(1);
     sds wait(2);
     sds wait(3);
```

Table 2: Listing of ARM C function with user-defined synchronisation of parallel HW data paths.

The three called functions
_p0_sobel_filter_htile_2() // Not blocking, Starts HW path 1
_p0_sobel_filter_htile_1() // Not blocking, Starts HW path 2
_p0_sobel_filter_htile_0() // Not Blocking, Starts HW path 3

correspond to the three HW video acceleration paths. These functions are independent. Each of functions only starts its HW data path. All three functions are not blocking. All three functions have been defined in the original SDSoC 2015.4 project with the **#pragma SDS async** and exported in the libso03.a static library.

The synchronisation point (similar to a barrier in case of SW threads) is implemented separately by three calls to the functions sds_wait(1); sds_wait(2); sds_wait(3);. These functions are blocking and each of the functions terminates when the corresponding HW accelerated data path is done. ARM processor can be programmed by user C code and this code can be executed in parallel to the started HW accelerated data paths in this case.

25/29

signal processing



Demos supporting synchronous execution of user C on ARM in parallel with accelerated HW:

- The edge detection demo so01_rows_fixed_100 works on complete frame with single HW accelerator data path. The edge detection demos so01_rows_resize_25_to_100 works with identical HW as demo so01_rows_fixed_100.
 - The HW data movers are instructed about the number of lines to be processed. SW is writing this information to an AXI-lite configuration register of the data mover IP core.
 - SW scales dynamically the number of micro-lines to be processed.
 - It is tuned from ¼ of frame to the complete frame.
 - Part of the frame which is not processed is automatically propagating the input video signal via the cyclic structure of 8 video frame buffers.
- The edge detection demos so02_rows_fixed_100 and so02_rows_resize_25_to_100 work with 2 data paths.
- The edge detection demos so03_rows_fixed_100 and so03_rows_resize_25_to_100 work with 3 data paths.
- The edge detection demos so04_rows_fixed_100 and so04_rows_resize_25_to_100 work with 4 data paths.
- All these demos support synchronised parallel execution of user defined C code on ARM while the HW data paths perform accelerated video processing.
- Demos are linked with static libraries libso01.a, libso02.a, libso03.a or libso04.a.
- Block diagrams, area and acceleration results of edge detection demos so01, so02 and so03 are practically identical to the corresponding demos described in sections 1.3, 1.4, 1.5.



http://zs.utia.cas.cz

e AV ČR, v.v.i. All disclo

3. References

- [1] TE0720-03-2IF; Part: XC7Z020-2CLG484I; 1 GByte DDR; Grade: Industrial. <u>http://shop.trenz-electronic.de/en/TE0720-03-2IF-Xilinx-Zynq-module-XC7Z020-2CLG484I-ind.-</u> <u>temp.-range-1-Gbyte</u>
- [2] Heatsink for TE0720, spring-loaded embedded. https://shop.trenz-electronic.de/en/26922-Heatsink-for-TE0720-spring-loaded-embedded?c=38
- [3] TE0701-05 Carrier Board for Trenz Electronic 7 Series. https://shop.trenz-electronic.de/en/TE0701-05-Carrier-Board-for-Trenz-Electronic-7-Series
- [4] AES-FMC-HDMI-CAM-G; FMC card with HDMI I/O and CAM interface. http://products.avnet.com/shop/en/ema/3074457345623664802
- [5] Vivado HLx Web Install Client 2015.4. <u>http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivadodesign-tools/2015-4.html</u>
- [6] SDSoC 2015.4 Full Product Installation. <u>http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/sdx-development-environments/sdsoc/2015-4.html</u>



27/29

4. Evaluation license

The **evaluation version of the package** can be downloaded from UTIA www pages free of charge for evaluation of HW accelerated edge detection and motion detection algorithms.

The evaluation package includes SDK 2015.4 SW projects with C source code for ARM Cortex A9 processor (32bit) in standalone mode.

The evaluation package includes these static libraries for ARM Cortex A9 processor (32bit) for standalone mode:

libfmc_imageon.a	SDK 2015.4 UTIA static library with interface functions for video IP cores
libsh01.a	SDSoC 2015.4 static library for HW accelerator in project sh01
libsh02.a	SDSoC 2015.4 static library for HW accelerator in project sh02
libsh03.a	SDSoC 2015.4 static library for HW accelerator in project sh03
libso01.a	SDSoC 2015.4 static library for HW accelerator in project so01
libso02.a	SDSoC 2015.4 static library for HW accelerator in project so02
libso03.a	SDSoC 2015.4 static library for HW accelerator in project so03
libso04.a	SDSoC 2015.4 static library for HW accelerator in project so04
libmd01.a	SDSoC 2015.4 static library for HW accelerator in project md01
libmd02.a	SDSoC 2015.4 static library for HW accelerator in project md02

28/29

These libraries have no time restriction.

Source code of these libraries is not provided in this evaluation package.



UTIA

http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

Disclaimer

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by UTIA AV CR v.v.i., and to the maximum extent permitted by applicable law:

(1) THIS APPLICATION NOTE AND RELATED MATERIALS LISTED IN THIS PACKAGE CONTENT ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND UTIA AV CR V.V.I. HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and

(2) UTIA AV CR v.v.i. shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or UTIA AV CR v.v.i. had been advised of the possibility of the same.

Critical Applications:

UTIA AV CR v.v.i. products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of UTIA AV CR v.v.i. products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

29/29



http://zs.utia.cas.cz

