



Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

# SDSoC 2015.4 Standalone BSP with Full HD HDMI In-Out with SW and HW Demos for Zynq System-on-Module TE0715-03-30 and Sundance EMC2-DP-V2 Platform

Jiří Kadlec, Zdeněk Pohl, Lukáš Kohout <u>kadlec@utia.cas.cz</u>, <u>xpohl@utia.cas.cz</u>, <u>kohoutl@utia.cas.cz</u> phone: +420 2 6605 2216 UTIA AV CR, v.v.i.

Revision history:

Rev.	Date	Author	Description
1	12.08.2016	Jiří Kadlec	BSP for SDSoC 2015.4 on Sundance EMC2-DP-
			V2 with TE0715-03-30 Zynq SoM.
			Description of installation and use of the BSP.

Acknowledgements:

This work has been partially supported by the ARTEMIS JU project EMC2 "Embedded Multi-Core Systems for Mixed Criticality Applications in Dynamic and Changeable Real-Time Environments", project number ARTEMIS JU 621429 and 7H14005 (Ministry of Education Youth and Sports of the Czech Republic). See http://www.emc2-project.eu/.

# **Table of contents**

#### 

1. Summary	4
1.1 Introduction	
1.2 Introduction to the demos	6
1.3 Project sh01: Edge detection with single HW accelerator	7
1.4 Project sh02: Edge detection with two HW accelerators	8
1.5 Project sh03: Edge detection with three HW accelerators	9
1.6 Project md01: Motion detection with single chain of HW accelerators	10
1.7 Project md02: Motion detection with two chains of HW accelerators	11
1.8 Project md03: Motion detection with three chains of HW accelerators	12
2. Installation	13
2.1 Download the BSP for SDSoC 2015.4 and Demos	13
2.2 Installation of Avnet HDMI In and HDMI Out IP Cores	13
2.3 Download Trenz-Electronic Board Description Files for TE0715-03-30-11	
2.4 Import BSP and SW Demos to new Xilinx SDSoC 2015.4 Project	15
2.5 Compilation to HW from SW source code in SDSOC 2015.4	19
2.6 HW setup	20
2.7 Test demos	
3. References	21
4. License	22
Disclaimer	23

2/23





# Table of figures

Figure 1: Sundance EMC2-DP-V2 platform with Zynq XC7Z030-1I device and HDMII-HDMIO support	t. 4
Figure 2: HW accelerated motion detection in Full HD with 60 FPS video processing speed	. 5
Figure 3: Project sh01 - Edge detection with single HW accelerator.	. 7
Figure 4: Project sh01 - Acceleration and HW resources used	. 7
Figure 5: Project sh02 - Edge detection with two HW accelerators.	. 8
Figure 6: Project sh02 – Acceleration and HW resources used	. 8
Figure 7: Project sh03 - Edge detection with three HW accelerators	. 9
Figure 8: Project sh03 - Acceleration and HW resources used	. 9
Figure 9: Project md01 - Motion detection with single HW accelerator data path	10
Figure 10: Project md01 - Acceleration and HW resources used	10
Figure 11: Project md02 - Motion detection with two HW accelerator data paths	11
Figure 12: Project md02 - Acceleration and HW resources used	11
Figure 13: Project md03 - Motion detection with tree HW accelerator data paths	12
Figure 14: Project md03 - Acceleration and HW resources used	12
Figure 15: Select the SDSoC 2015.4 workspace.	15
Figure 16: Import existing demos into the SDSoC 2015.4 workspace	15
Figure 17: Select "Copy projects into workspace" and finish the import of all projects	16
Figure 18: Select all projects to be compiled in SDRelease mode.	17
Figure 19: All projects are compiled in SDRelease mode	18
Figure 20: All projects are compiled in debug mode	18
Figure 21: Selection of C/C++ functions for HW compilation in demo md01	19

3/23





# 1. Summary

#### **1.1 Introduction**

This application note describes installation and use of a stand-alone board support package (BSP) for the Xilinx SDSoC 2015.4 for the Sundance EMC2-DP-V2 platform [3] with commercial or industrial grade Zynq XC7Z030-1C or XC7Z030-1I device on System on Module TE0715-03-30-1C or TE0715-03-30-1I [1].

This stand-alone BSP package also includes three motion detection and three edge detection video processing demos.

This application note and the BSP can be downloaded for free from the UTIA public www server.

#### Main objectives of this application note

- To demonstrate how to install, compile, modify and use the BSP and SW projects in the Xilinx SDSoC 2015.4 [5] for the Sundance EMC2-DP-V2 platform [3].
- To demonstrate on the EMC2-DP-V2 platform the HW accelerated video processing algorithms and the speedup against the initial SW versions running on the ARM.



Figure 1: Sundance EMC2-DP-V2 platform with Zynq XC7Z030-11 device and HDMII-HDMIO support.

4/23



© 2016 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved



Figure 2: HW accelerated motion detection in Full HD with 60 FPS video processing speed.

Notice the fast moving edges in the face of the rabbit. Edges are marked by red pixels in the output display.

#### Common setup for all included demos

- ARM Cortex A9 processor of Xilinx Zynq device XC7Z030-1I executes standalone C application programs performing initialisation and synchronisation of the HW video processing chain.
- Enclosed SW projects can be modified by the user and recompiled in Xilinx SDSoC 2015.4 for SW execution on ARM or for the HW accelerated execution under control of ARM processor.
- Compiled demos (SW versions or accelerated HW versions) boot from the micro SD card directly after the power ON of the Sundance EMC2-DP-V2 board.
- Raw video data are provided by a Full HD HDMI source with resolution 1920x1080p60 (laptop).
- Data are processed in HW into the YCrCb 16 bit per pixel format and stored by video DMA (VDMA) controller to input video frame buffers (VFBs) reserved in the DDR3.
- HW DMA controller(s) send data from the input VFBs to the processing accelerators in the programmable logic (PL) part of Zynq.
- Another HW DMA controller(s) send processed data from HW to output VFBs in DDR3.
- Second part of the HW VDMA IP core is sending data to the Full HD display (1920x1080p60).

5/23





### **1.2** Introduction to the demos

#### Edge detection

The edge detection algorithm is producing B/W Full HD video stream. Edges in each frame are marked as white and remaining part of the figure is set as black.

The edges are detected by a Sobel filter. Each pixel is filtered by a 3x3 2D FIR filter. A nonlinear decision on the output of the filter provides decision if the pixel is part of an edge or not. All computation is performed in fixed point. Input to the Sobel filter is the video signal with each pixel converted to the monochrome 8bit format.

Demos **sh01**, **sh02** and **sh03** provide accelerated HW computation of edge detection with 1, 2 or 3 parallel HW data paths. HW demos are using 1, 2 or 3 DMA HW channels as input from DDR3 to 1, 2 or 3 Sobel filters. Another 1, 2 or 3 DMA HW channels support output from Sobel filters to the DDR3. Zynq PL resources and the accelerations reached for these HW designs are summarised in sections 1.3, 1.4 and 1.5.

#### Motion detection

The motion detection algorithm detects and performs visualisation of **moving edges**. The moving edges are identified by two Sobel filters performing FIR filtering (similar to the above described edge detection) on pixels with identical coordinates but from two subsequent video frames. A difference of these filtered results is computed a noise in that signal is filtered by a Median filter.

Resulting signal is used for the nonlinear binary decision if the analysed pixel is part of a moving edge or not. If the pixel is part of a moving edge, it is assigned red colour and merged with the original colour video signal. Resulting output Full HD video signal is unchanged, with the exception of red colour marked moving edges. See *Figure 2*. The fast moving edges in the face of the rabbit are marked by red pixels.

Demos **md01**, **md02** and **md03** provide accelerated HW computation with 1, 2 or 3 parallel HW data paths. HW demos are using 2, 4 or 6 DMA HW channels for reading from two sub sequent video frame buffers located both in the DDR3 to 1, 2 or 3 video processing chains of accelerators performing the motion detection. Another 1, 2 or 3 DMA HW channels perform parallel write of results to the DDR3. Zynq PL resources and accelerations reached for these HW designs are summarised in sections 1.6, 1.7 and 1.8.

#### Measurements of acceleration

The acceleration results have been measured as a ratio of the frame per second (FPS) reached by the HW accelerators generated by the SDSoC 2015.4 and the FPS reached by the SW implementation on ARM in the SDSoC 2015.4.

6/23



http://zs.utia.cas.cz



### 1.3 Project sh01: Edge detection with single HW accelerator



Figure 3: Project sh01 - Edge detection with single HW accelerator.



Figure 4: Project sh01 - Acceleration and HW resources used.





### 1.4 Project sh02: Edge detection with two HW accelerators



*Figure 5: Project sh02 - Edge detection with two HW accelerators.* 



Figure 6: Project sh02 – Acceleration and HW resources used.



8/23



### 1.5 Project sh03: Edge detection with three HW accelerators



Figure 7: Project sh03 - Edge detection with three HW accelerators.



Figure 8: Project sh03 - Acceleration and HW resources used.



### **1.6 Project md01: Motion detection with single chain of HW accelerators**



Figure 9: Project md01 - Motion detection with single HW accelerator data path.



Figure 10: Project md01 - Acceleration and HW resources used.



### 1.7 Project md02: Motion detection with two chains of HW accelerators



Figure 11: Project md02 - Motion detection with two HW accelerator data paths.



Figure 12: Project md02 - Acceleration and HW resources used.



### 1.8 Project md03: Motion detection with three chains of HW accelerators



Figure 13: Project md03 - Motion detection with tree HW accelerator data paths.



Figure 14: Project md03 - Acceleration and HW resources used.



# 2. Installation

### 2.1 Download the BSP for SDSoC 2015.4 and Demos

This application note can be downloaded as file [7]: <u>http://sp.utia.cz/results/s30i1h2/s30i1h2\_2015\_4.pdf</u> from UTIA public www server page [8]: <u>http://sp.utia.cz/index.php?ids=results&id=s30i1h2</u>

The UTIA BSP package and demos can be downloaded from this page after registration. Fill your name and your e-mail). UTIA server will send to you the download link to the e-mail you have provided. It is link to your temporary copy of the package created for your download. You will download the zip file: **s30i1h2.zip** 

Unzip the **s30i1h2.zip** content to the directory **C:\S\** to get this file structure on your PC: C:\S\s30i1h2\_S54\_IMPORT C:\S\s30i1h2 C:\S\s30i1h2\_S54\_boot\_files

The first directory includes SDSoC 2015.4 demos to be imported into new SDSoC 2015.4 project. The second directory includes the SDSoC 2015.4 board support package "**hio**" for the Sundance EMC2-DP-V2 platform [3] with industrial grade Zynq XC7Z030-11 device on System on Module TE0715-03-30-1C or TE0715-03-30-1I [1] with the Full HD HDMII-HDMIO support. The third directory includes precompiled BOOT.bin files for SW and HW versions of included demos.

### 2.2 Installation of Avnet HDMI In and HDMI Out IP Cores

The board support package for the Sundance EMC2-DP-V2 platform works with Full HD HDMI input and Full HD HDMI output implemented on the Avnet FMC AES-FMC-HDMI-CAM-G board. Avnet provides documentation for the AES-FMC-HDMI-CAM-G board in the www page [4]:

http://products.avnet.com/shop/en/ema/3074457345623664802

The Avnet IP cores for Vivado 2015.4 **avnet\_hdmi\_in** and **avnet\_hdmi\_out** have to be downloaded. Please, follow these steps:

- 1. Registration: If you are new you have to register on the Avnet server to be able to download files. Click on the green button: [SIGN IN/REGISTER]
- After sign-in or registration, you can immediately download the file: AES-FMC-HDMI-CAM-G-FMCHC\_PYTHON1300C\_Tutorial\_2015\_4\_01.zip from the Avnet AES-FMC-HDMI-CAM-G board www page [4].
- 3. Unzip the downloaded file and open the included pdf tutorial: FMCHC\_PYTHON1300C\_Tutorial\_2015\_4\_01.pdf
- Download the needed zip file with Avnet design files and IP cores (as described in section Experiment 2 on page 4-5) of the Avnet tutorial: hdl-fmchc\_python1300c\_PZ7030\_FMC2\_20160223\_221823.zip

 Zio file includes the needed Vivado 2015.4 IP cores for Avnet the AES-FMC-HDMI-CAM-G: \IP\avnet\_hdmi\_in \IP\avnet\_hdmi\_out \IP\interfaces

13/23





The BSP package **s30i1h2.zip** downloaded from UTIA server contains an empty directory: **C:\s30i1h2\hio\vivado\hio.ipdefs\ip-imageon\_0** 

Copy the downloaded Avnet IP cores to this empty directory to get following file structure of the BSP:

#### C:\s30i1h2\hio\vivado\hio.ipdefs\ip-imageon\_0\avnet\_hdmi\_in C:\s30i1h2\hio\vivado\hio.ipdefs\ip-imageon\_0\avnet\_hdmi\_out C:\s30i1h2\hio\vivado\hio.ipdefs\ip-imageon\_0\interfaces

The "**hio**" BSP for the Sundance EMC2-DP-V2 platform [3] with industrial grade Zynq XC7Z030-11 device on System on Module TE0715-03-30-1C or TE0715-03-30-1I [1] with the Full HD HDMII-HDMIO support is complete and ready for use and all needed IP cores are installed to the SDSoC 2015.4 now.

### 2.3 Download Trenz-Electronic Board Description Files for TE0715-03-30-11

The SDSoC 2015.4 board support package is Vivado 2015.4 project with some meta-data. It works with the Zynq xc7z030-1I part on the TE0715-03-30-1C or TE0715-03-30-1I system on module. This Vivado 2015.4 project requires actual board description files for this module named TE0715-30-1C. This set of files can be downloaded from the Trenz-Electronic server. Please, follow these steps.

- 1. Open www page: <u>https://shop.trenz-electronic.de/en/TE0715-03-30-1I-Xilinx-Zynq-Z-7030-SoC-Micromodule-XC7Z030-1SBG485I-ind.-temp.-range</u>
- Switch to the sub-page Downloads and follow this selection path: <u>Reference Designs</u> -> 2015.4 -> test\_board. Download the needed file:

#### te0715-test\_board\_noprebuilt-vivado\_2015.4-build\_32\_20160504095525.zip

3. This file contains the needed Vivado 2015.4 board description files **TE0715-30-1C** 

test\_board\board\_files\TE0715-15-1C test\_board\board\_files\TE0715-30-1C test\_board\board\_files\TE0715-30-3E

Copy these directories with all files to the installation directory of the SDSoC 2015.4. You have to get this file structure:

#### C:\Xilinx\SDSoC\2015.4\Vivado\2015.4\data\boards\board\_files\TE0715-15-1C C:\Xilinx\SDSoC\2015.4\Vivado\2015.4\data\boards\board\_files\TE0715-30-1C C:\Xilinx\SDSoC\2015.4\Vivado\2015.4\data\boards\board\_files\TE0715-30-3E

This path is valid for a default location of Xilinx SDSoC 2015.4 tools. If your SDSoC installation is different, use that different location.

SDSoC 2015.4 is calling its Vivado 2015.4 installation. The expected board description files will be found in TE0715-30-1C.

The board description files for the TE0715-03-30-1C or TE0715-03-30-1I module are ready for use, now.

14/23

Installation steps described in sections 2.1, 2.2 and 2.3 have to be done only once.





### 2.4 Import BSP and SW Demos to new Xilinx SDSoC 2015.4 Project

Start Xilinx SDsoC 2015.4 and select the directory C:\S\s30i1h2 as your workspace. See Figure 15.

SDS Workspace Launcher			
Select a workspace			
Xilinx SDSoC stores your projects in a folder called a workspace. Choose a workspace folder to use for this session.			
Workspace: C:\S\s30i1h2	▼ Browse		
🔲 Use this as the default and do not ask again	OK Cancel		

Figure 15: Select the SDSoC 2015.4 workspace.

Demo projects can be imported into the SDSoC 2015.4 now. Select: File -> Import -> General -> Existing Projects into Workspace Click on Next button. See Figure 16.

Ústav teorie informace a automatizace AV ČR, v.v.i.



Figure 16: Import existing demos into the SDSoC 2015.4 workspace.



All disclosure and/or reproduction rights reserved

Type directory with projects to be imported. See Figure 17.

#### C:\S\s30i1h2\_S54\_IMPORT

#### Set the "Copy projects into workspace" check box.

Click on Finish button. See Figure 17. Click Finish and projects are imported.

SDS Import			
Import Projects Select a directory to sear	ch for existing Eclipse projects.		
<ul> <li>Select root directory:</li> <li>Select archive file:</li> </ul>	C:\S\s30i1h2_S54_IMPORT	Browse	
Projects:       Image: md01 (C:\S\s30i1h2_S54_IMPORT\md01)       Select All         Image: md02 (C:\S\s30i1h2_S54_IMPORT\md02)       Image: md03 (C:\S\s30i1h2_S54_IMPORT\md03)       Deselect All         Image: md03 (C:\S\s30i1h2_S54_IMPORT\md03)       Image: md03 (C:\S\s30i1h2_S54_IMPORT\sh01)       Refresh         Image: md03 (C:\S\s30i1h2_S54_IMPORT\sh02)       Image: md03 (C:\S\s30i1h2_S54_IMPORT\sh03)       Refresh			
Options  Search for nested projects  Copy projects into workspace  Working sets  Add project to working sets  Working sets:  Select			
?	< Back Next > Fir	nish Cancel	

Figure 17: Select "Copy projects into workspace" and finish the import of all projects.





Figure 18: Select all projects to be compiled in SDRelease mode.

The SDSoC 2015.4 environment compiles all imported demos in SDDebug mode by default. This default helps for debugging of ARM C code, but the real-time performance is lower.



Keep all projects highlighted and select the SDRelease mode for all imported projects to get maximal performance of SW demos. Keep all projects highlighted and select "Build project". This will compile the ARM SW version of all imported projects.

SDS SDSoC - Xilinx SDSoC				
File Edit Navigate Search Project XilinxTools Run Window Help				
🛍 = 🗟 🔞 - 🗞 = 🚳 - 🏇 = 🗘 = Quie	ck Access 🗈 🔝 SDSoC			
▶ Project Explorer 🛛 📄 😫 🔻 👻 🗖 🗍	🗄 Outline 🛛 🗖 🗖			
<ul> <li>\$\vec{s}\$ md01</li> <li>\$\vec{s}\$ md02</li> <li>\$\vec{s}\$ md03</li> <li>\$\vec{s}\$ sh01</li> <li>\$\vec{s}\$ sh02</li> <li>\$\vec{s}\$ sh03</li> </ul> Build Project Invoking Command: make pre-build main-build Invoking Command: make pre-build main-build Run in Background Cancel Details >>	An outline is not available.			
📸 Target Connections 🛛 & 🚇 🖓 🗖 🗋 💽 Problems 📮 Console 🖄 🛄 Properties 📮 SDK Terminal 🕹 😯 🗐 🗔 🐼 = 🖍 💌 🗳 🔹 😁 🖛	🔝 SDSOC Log 🛛 📑 📑 🗖			
> > Hardware Server       CDT Build Console[md01]         > > Linux TCF Agent       Linu: [SUSOL 0-0] Comple accelerator stup functions         > > QEMU TcfGdbClient       INFO: [SDSoc 0-0] Create board support package library	16:25:45 INFO : Launching ▲ 16:25:46 INFO : XSDB serve 16:25:48 INFO : Validating ▼ ∢ III ▶			
😂 6 items selected Build Proj	ject: (4%) 🛛 🔤 🛍			

Figure 19: All projects are compiled in SDRelease mode.

SDSoC 2015.4 compiler compiles all imported demos. It takes approximately 1 minute for each project.



Figure 20: All projects are compiled in debug mode.

SDSoC 2015.4 compiled all imported projects in SDRelease mode for standalone execution on ARM processor ment of

18/23

#### signal processing

http://zs.utia.cas.cz



Results of the compilation are the executable .elf files for ARM. These files are packed by the SDSoC 2015.4 together with the first stage boot loader executable and bitstream to the BOOT bin files created for each project. The generated BOOT bin files can be used for boot from the micro-SD card after the power-ON of the board.

See next Chapter for explanations how to set up the HW board and how to test the compiled HWaccelerated projects on the board.

### 2.5 Compilation to HW from SW source code in SDSOC 2015.4

Select SW functions for HW acceleration as indicated in Table 1. See Figure 21.

Demo	Select C/C++ functions for HW acceleration		
sh01	sobel_filter_htile1		
sh02	sobel_filter_htile1		
	sobel_filter_htile2		
sh03	sobel_filter_htile1		
	sobel_filter_htile2		
	sobel_filter_htile3		
md01	combo_image diff_image ext median_char_filter_pass pad sobel_filter sobel_filter_pass		
md02	combo_image1 diff_image1 ext1 median_char_filter_pass1 pad1 sobel_filter1 sobel_filter_pass1		
	combo_image2 diff_image2 ext2 median_char_filter_pass2 pad2 sobel_filter2 sobel_filter_pass2		
md03	combo_image1 diff_image1 ext1 median_char_filter_pass1 pad1 sobel_filter1 sobel_filter_pass1		
	combo_image2 diff_image2 ext2 median_char_filter_pass2 pad2 sobel_filter2 sobel_filter_pass2		
	combo_image3 diff_image3 ext3 median_char_filter_pass3 pad3 sobel_filter3 sobel_filter_pass3		

Table 1: Selection of C/C++ functions for HW compilation in all demos

🐏 SDSoC - md01/project.sdsoc - Xilinx SDSoC					
File Edit Navigate Search Project XilinxTools Run Window Help					
C1 ▼ []     (b)     (b)     (c)     (					
🎦 Project Explorer 🛛 📄 🔄 🔽 🗖 🗆	₩ md01 🕅	- 0	0 🛛 🗖 🗖		
⊿ 😂 md01	SDSoC Project Overview	A			
CDP-lance	Subject overview				
SDRelease	General Options		not available.		
🔀 project.sdsoc	Project Name md01 Data Motion Network Clock Frequency (MHz) 150	00 -			
⊳ 😂 md02					
▷ 😂 md03	Platform C:\S\s30i1h2\hio V Generate SD card Image				
▷ ▷ Sh01 ▷ 1 <sup>2</sup> sh02	OS: Standalone Insert AXI Performance Monitor				
▷ 2 sh03	Root Function main				
		E			
	Hardware Functions A 🕂 🙀 🗙 Actions				
	diff image CL LT Connection:	New			
	ext Clock Frequency (MHz) 150.00  Command line arguments for md01.elf				
	pad 🕸 Debug Application 🚱 Estimat	e Performance Speedup for HI			
	sobel_filter				
	sobel_filter_pass combo image				
	Reports				
	Data Motion Network Report 🚱 Performan	ce Estimation Report			
		•			
	Cuaniau Distorm				
🔹 Target Connections 🛛 🔡 📲 🖶 🗖	👛 Target Connections 🕴 💦 🥵 🖓 🖓 🕼 Froblems 🗳 Console 🕺 🛄 Properties 🖳 SDK Terminal 🕹 😚 🚱 🚛 👘 👘 👘 🖤 😷 🗖 S 🕺				
Hardware Server	CDT Build Console [md01]				
Democrated Agent	→ DEMUTE/GdbClient make clean → 16				
<pre>rm -rt _sds sa_card ./src/src/motion_detect/combo_image.o ./src/motion_detect/dift_image.o ./src/motion_detect/combo_image.o ./src/motion_detect/dift_image.o ./src/motion_detect/combo_image.o ./src/motion_detect/dift_image.o ./src/motion_detect/combo_image.o ./src/motion_detect/dift_image.o ./src/motion_detect/combo_image.o ./src/motion_detect/combo_image.o ./src/motion_detect/dift_image.o ./src/motion_detect/combo_image.o ./src/motimage.o</pre>			16:25:46		
	16:42:45 Build Finished (took 1/2ms)				
		<b>T</b>			

Figure 21: Selection of C/C++ functions for HW compilation in demo md01.

signar			http://zs.utia.cas.cz
		19/23	
ŪTIA	Akademie věd České republiky		© 2016 ÚTIA AV ČR, v.v.i.

HW accelerated projects can be compiled separately or in a single batch. Results of the compilation are again standalone .elf files for ARM processor. Each .elf file is packed together with the first stage boot loader executable and the new bitstream (with the new HW) to the SDRelease BOOT.bin file.

Time needed for compilation to HW (Intel i5 processor; 64bit; 3.4 GHz; RAM 32 GB): sh01 **29 min**; sh02 **39 min**; sh03 **47 min**; md01 **51 min**; md02 **82 min**; md03 **114 min**.

Use the generated BOOT.bin files to test the HW demos by boot of the board from the micro-SD card.

### 2.6 HW setup

HW setup is using commercially accessible components [1], [2], [3], [4]:

**TE0715-03-30-1C** or **TE0715-03-30-1I**, Part: xc7z030sbg485-1C or -1I; 1 GByte DDR3; [1] Heatsink for TE0715, spring-loaded embedded; [2] **EMC2-DP-V2 Carrier Board**, EMC<sup>2</sup>-DP PC/104 OneBank Carrier for SoC Modules [3] **AES-FMC-HDMI-CAM-G**, FMC card with HDMI I/O and CAM interface [4]

EMC2-DP-V2 Carrier Board [3] requires one modification to run the demos on AES-FMC-HDMI-CAM-G with Zynq TE0715-03-30-1C or TE0715-03-30-1I system on module. The modification is related to the swapped polarity of the differential clock signal for the AES-FMC-HDMI-CAM-G FMC board on the Zynq TE0715-03-30-1C or TE0715-03-30-1I SoM module [1].

UTIA can implement these necessary HW modifications for the original EMC2-DP-V2 Carrier Board [3] from Sundance. This requires written e-mail request to <u>kadlec@utia.cas.cz</u>. Request will be first confirmed by UTIA. The interested party has to cover the cost of the shipment of the original EMC2-DP-V2 carrier board. Modification can be done in 5 working days and it is offered free of charge.

### 2.7 Test demos

To test demos follow these steps:

#### Initial setup:

- Start with EMC2-DB-V2 with switch-OFF power supply.
- Connect source of the Full HD HDMI signal (usually PC or laptop) to the HDMI IN connector on the AES-FMC-HDMI-CAM-G FMC card.
- Connect Full HD (or DVI) monitor by HDMI cable to the HDMI OUT on the AES-FMC-HDMI-CAM-G FMC card.
- Switch the HDMI monitor ON.
- Connect the carrier board by USB-to-microUSB cable to PC to support serial terminal.

#### For each demo:

- On PC, copy BOOT.bin file to the top directory of the micro SD card.
- Enter the SD card to the switched off EMC2-DB-V2.
- Switch-ON the power supply for the EMC2-DB-V2 board.
  - The first stage boot loader boots the bitstream and the application to the ARM Cotex A9 processor. The source of 1920x1080p60 video signal (PC or Laptop) connects to the EMC2-DB-V2 board like to a Full HD HDMI monitor. The EMC2-DB-V2 board connects to the Full HD HDMI output monitor. This initial process takes few seconds.
  - The processed video signal is displayed with fixed resolution 1920x1080p60 on the display.
- At this stage it is possible to open and configure the standard serial terminal client (PuTTY or similar) on your PC to see information printed from the currently running application. All applications use terminal setting: *115200 bit/sec; Data bits: 8; Stop bits: 1; Parity: None; Flow control: None.*

20/23

- On your PC, terminate the terminal client before switch-OFF the EMC2-DB-V2 board.
- Switch-OFF power supply of EMC2-DB-V2 board to stop the demo.

#### signal processing



## 3. References

- [1] Xilinx Zynq Z-7030 SoC Micromodule XC7Z030-1SBG485I (ind. temp. range) https://shop.trenz-electronic.de/en/TE0715-03-30-1I-Xilinx-Zynq-Z-7030-SoC-Micromodule-XC7Z030-1SBG485I-ind.-temp.-range
- [2] Heatsink for TE0715, spring-loaded embedded; https://shop.trenz-electronic.de/en/26923-Heatsink-for-TE0715-spring-loaded-embedded
- [3] EMC<sup>2</sup>-DP PC/104 OneBank Carrier for SoC Modules http://www.sundance.technology/som-cariers/pc104-boards/emc2-dp/
- [4] AES-FMC-HDMI-CAM-G <u>http://products.avnet.com/shop/en/ema/3074457345623664802</u>
- [5] Vivado HLx Web Install Client 2015.4 Full Product Installation <u>http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2015-4.html</u>
- [6] SDSoC 2015.4 Full Product Installation 2015.4 Full Product Installation <u>http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/sdx-</u> <u>development-environments/sdsoc/2015-4.html</u>
- [7] Jiri Kadlec, Zdenek Pohl, Lukas Kohut: SDSoC 2015.4 Standalone BSP with Full HD HDMI In-Out with SW and HW Demos for Zynq System-on-Module TE0715-03-30 and Sundance EMC2-DP-V2 Platform. UTIA application note. Released 12.8.2016 on UTIA www server. <u>http://sp.utia.cz/results/s30i1h2/s30i1h2\_2015\_4.pdf</u>
- [8] UTIA public www server page for download of the application note [7], and the BSP package with demos for the Xilinx SDSoC 2015.4 environment. http://sp.utia.cz/index.php?ids=results&id=s30i1h2

21/23



## 4. License

This stand-alone board support package (BSP) for the Xilinx SDSoC 2015.4 [6] for Sundance EMC2-DP-V2 platform [3] contains these deliverables:

- Board support package "hio" for Sundance EMC2-DP-V2 platform [3] with industrial grade Zynq XC7Z030-1I device on System on Module TE0715-03-30-1I [1].
- Three edge detection video processing demos (sh01 sh02 and sh03).
- Three motion detection video processing demos (md01, md02 and md03).

The BSP package "**hio**" includes static library for ARM Cortex A9 processor (32bit) precompiled for standalone mode:

#### libfmc\_imageon.a

- It is static library with interface functions for video IP cores for standalone ARM applications.
- This library has no time restrictions.
- Source code of this UTIA library is **not** part of the package.

This package can be downloaded by a customer from the public UTIA www server free of charge.

UTIA is granting to the customer **the time-unlimited**, **non-exclusive**, **non-transferable license** for use of this BSP on the customer site for SW and HW designs performed in the Xilinx SDSoC 2015.4 environment [6] and targeting the Sundance EMC2-DP-V2 platform [3] with industrial grade Zynq XC7Z030-11 device on the System on Module TE0715-03-30-11 [1]

The Xilinx SDSoC 2015.4 environment [6] is separate product from Xilinx. The SDSoC 2015.4 environment is not part of this package and it is not covered by this license. Licensing of the SDSoC 2015.4 [6] is provided separately by Xilinx.

Any and all legal disputes that may arise from or in connection with the use, intended use of or license for the software provided hereunder shall be exclusively resolved under the regional jurisdiction relevant for UTIA AV CR, v. v. i. and shall be governed by the law of the Czech Republic.

22/23

See also the disclaimer on the next page.



http://zs.utia.cas.cz



# Disclaimer

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by UTIA AV CR v.v.i., and to the maximum extent permitted by applicable law:

(1) THIS APPLICATION NOTE AND RELATED MATERIALS LISTED IN THIS PACKAGE CONTENT ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND UTIA AV CR V.V.I. HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and

(2) UTIA AV CR v.v.i. shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or UTIA AV CR v.v.i. had been advised of the possibility of the same.

#### Critical Applications:

UTIA AV CR v.v.i. products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of UTIA AV CR v.v.i. products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

23/23



http://zs.utia.cas.cz

