





Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

# Evaluation of Asymmetric Multiprocessing for Zynq System-on-Modules TE0720-02-2IF, TE0720-02-1CF, TE0720-02-1QF with Carrier Board TE0701-05

Jiří Kadlec, Zdeněk Pohl

<u>kadlec@utia.cas.cz</u> , <u>xpohl@utia.cas.cz</u> phone: +420 2 6605 2216 UTIA AV CR, v.v.i.

Revision history:

Rev.	Date	Author	Description					
1	21.11.2015	Jiří Kadlec	Evaluation package for Xilinx SDK 2015.2					
			Vivado Lab Edition 2015.2 on Win7 64bit					
			4 grades of (8xSIMD) EdkDSP IP cores					
			Designs with 4x (8xSIMD) accelerators					
			Designs with 1x (8xSIMD) accelerator					
			Designs with 1x (8xSIMD) accelerator with ILA					
			Included BOOT.BIN files					
			Packages for Zynq SoM modules:					
			TE0720-02-2IF, TE0720-02-1CF					
			TE0720-02-1QF (automotive)					

Acknowledgements:

This work has been partially supported by the ARTEMIS JU project EMC2 "Embedded Multi-Core Systems for Mixed Criticality Applications in Dynamic and Changeable Real-Time Environments", project number ARTEMIS JU 621429 and 7H14005 (Ministry of Education Youth and Sports of the Czech Republic). See http://www.emc2-project.eu/.

# **Table of contents**

Evaluation of Asymmetric Multiprocessing for Zynq System-on-Modules TE0720-02-2IF, TE0720-02-1CF, TE0720-02-1QF with Carrier Board TE0701-05	. 1
1. Summary	4
1.1 Key features	.4
1.2 What is included	. 5
2. Demonstrator AMP with EdkDSP accelerators	8
2.1 Description of EdkDSP accelerators and evaluation designs	. 8
2.2 Resources used by the designs	10
2.3 Asymmetric multiprocessing and use of external DDR3 memory	11
2.4 Re-programmability of EdkDSP accelerator IP cores	11
2.5 Debug of the AMP system with EdkDSP accelerators in the evaluation package	11
3. Installation of AMP with EdkDSP platform	12
3.1 Import of precompiled projects and SW into Xilinx SDK 2015.2	12
3.2 Asymmetric Multiprocessing Demo	14
3.3 Performance of ARM NEON and EdkDSP accelerator	24
3.4 Evaluation of the EdkDSP C compiler	25
3.5 Asymmetric Multiprocessing Demo with Boot from SD Card	30
3.6 Asymmetric Multiprocessing Demo with single EdkDSP accelerator	32
3.7 AMP demo with single EdkDSP accelerator with In-circuit Logic Analyser (ILA)	33
3.8 Debug of Asymmetric Multiprocessing Demo with single EdkDSP accelerator with In-circuit Logic Analyser (ILA)	36
4. References	47
5. Evaluation version of the AMP demo on ZYNQ with (8xSIMD) EdkDSP accelerator IP. Designed in Vivado 2015.24	48
6. AMP projects with evaluation version of (8xSIMD) EdkDSP accelerator IP for the Artemis EMC2 project partners4	49
7. AMP release version on ZYNQ with (8xSIMD) EdkDSP accelerator IP. Designs in Vivado 2015.2.	51
Disclaimer	53

# Table of figures

Figure 1: Simplified architecture of AMP with four EdkDSP accelerators	6
Figure 2: AMP evaluation design with 4 EdkDSP accelerators in Xilinx Vivado 2015.2 IP Integrator	7
Figure 3: EdkDSP accelerator IP in Xilinx Vivado 2015.2 IP Integrator	7
Figure 4: Trenz TE0720-02-2IF system on module on the TE0701-05 carrier board with Imageon FMC board	8
Figure 5: Asymmetric multiprocessing demo running on ZYNQ with ARM, MicroBlaze and 4 (8xSIMD) EdkDSP	
floating point accelerators. (Vivado 2015.2 evaluation design)	9
Figure 6: AMP design on ZYNQ, ARM A9, MicroBlaze and 1x (8xSIMD) EdkDSP, with FP division	10
Figure 7: AMP designs on ZYNQ, ARM A9, MicroBlaze and 4x (8xSIMD) EdkDSP, with FP division	10

#### signal processing

http://zs.utia.cas.cz

2/53



Figure 8: Select the SDK Workspace	12
Figure 9: Import Existing Projects into Workspace	13
Figure 10: Select "Copy projects into workspace" and finish the import of all projects	14
Figure 11: All projects are compiled. See IP Blocks present in the design	15
Figure 12: The bitstream system.bit is selected by the tool	16
Figure 13: Setup your COM port. Select speed to 115200 baud, and Flow control "None"	16
Figure 14: Select "Serial" in the category Session and click Open	17
Figure 15: Select "amp_cpu_0_1x8_all.elf" code for Debug on ARM	
Figure 16: Click Yes to switch to the debug perspective	19
Figure 17: Run amp_cpu_0_1x8_all.elf from the debugger as free running	20
Figure 18: amp_cpu_0_1x8_all.elf will write to the terminal the initial text and it will wait for the MicroBlaze	
part of the AMP application	21
Figure 19: Select "edkdsp_fp12_4x8_all.elf code for remote debug on MicroBlaze	
Figure 20: Debug view with ARM and MicroBlaze. ARM is running. Start MicroBlaze	22
Figure 21: Terminal output from the debugged AMP demo application	
Figure 22: Measured performance in MFLOP/s for FIR filter computation	
Figure 23: Measured performance in MFLOP/s for LMS filter computation	
Figure 24: Select the Ubuntu_EdkDSP image in the VMware Player and click "Play"	25
Figure 25: Compilation of EdkDSP firmware in Ubuntu	27
Figure 26: Initial firmware files and C listening of the LMS filter firmware for the EdkDSP	
Figure 27: Directory shared by the Ubuntu and by the SDK 2015.2	29
Figure 28: Modification of ARM code for boot of the AMP application from SD card	30
Figure 29: Select files for generation of BOOT.BIN image file for the SD card	31
Figure 30: The default bitstream top.bit is selected automatically	33
Figure 31: Change the default hw_platform_0 to the hw_platform_0_ila	34
Figure 32: AMP design with Vivado In-Circuit Logic Analyser (ILA) on ZYNQ, ARM A9, MicroBlaze	
and 1x (8xSIMD) EdkDSP, with FP division	35
Figure 33: Evaluation design with single (1x8 SIMD) EdkDSP and ILA	35
Figure 34: Vivado Lab Edition 2015.2	37
Figure 35: Select Open Target	38
Figure 36: Open Hardware Target, next	38
Figure 37: Local server default, next	39
Figure 38: List of hardware targets, default, next	39
Figure 39: Summary, click Finish	39
Figure 40: Vivado Lab edition is connected to the board via jtag (single shared USB cable)	40
Figure 41: Select file with definition of probes present in HW	40
Figure 42: Compilation results of EdkDSP CC compiler. FIR filter code with probe trigger call	41
Figure 43: Trigger conditions. Selection in Vivado Lab Edition 2015.2	42
Figure 44: FIR filter waveforms after the trigger in Vivado Lab Edition 2015.2	43
Figure 45: LMS filter waveforms after the trigger in Vivado Lab Edition 2015.2	44
Figure 46: LMS filter waveforms in separate window and analog/hold format for bce_op	45
Figure 47: Separate dashboard with display of temperature and voltage in Vivado Lab Edition 2015.2	46

3/53



http://zs.utia.cas.cz



# 1. Summary

## 1.1 Key features

This application note describes the asymmetric multiprocessing design (AMP) based on the Xilinx application note XAPP1093 [1]. The AMP design is ported from ISE 14.5 design flow to the Xilinx Vivado 2015.2 and SDK 2015.2 design flow. The ARM Cortex A9 processor [5] works together with the MicroBlaze processor, sharing the terminal and block ram. Both processors execute program from the same external DDR3 memory. The MicroBlaze processor is controlling 4 EdkDSP floating point accelerators. Each accelerator is organised as 8xSIMD reconfigurable data path, controlled by the PicoBlaze6 controller.

This evaluation package is provided by UTIA for these three system-on-modules [2] on the **TE0701-05** carrier board [3]:

- TE0720-02-2IF Xilinx XC7Z020-2CLG484I Zynq;
  - TE0720-02-1CF Xilinx XC7Z020-1CLG484C Zyng;
    - **TE0720-02-1QF** Xilinx XA7Z020-1CLG484Q Automotive Zyng; temperature range -40 ... +105

This application note explains how to install and use the demonstrator on Win7 64 bit PC.

These key features are demonstrated:

- Implementation of adaptive acoustic noise cancellation on 1 of 4 accelerators is computing the recursive adaptive LMS algorithm for identification of regression filter with 1984 coefficients in single precision floating point arithmetic with sustained performance
  - o 775 MFLOP/s on 125 MHz MicroBlaze processor with single 125 MHz (8xSIMD) EdkDSP accelerator
  - o 338 MFLOP/s on single 666 MHz ARM Cortex A9 (with the 32bit vector floating point NEON unit)
  - o 160 MFLOP/s on single 666 MHz ARM Cortex A9 (with the HW floating point unit)
  - 10 MFLOP/s on single 125 MHz MicroBlaze processor (with the 32bit floating point HW unit)
- EdkDSP accelerators can be reprogrammed by firmware. Programming is possible in C with compilation by UTIA EDKDSP C compiler. Accelerators can contain two firmware programs. Accelerators can swap in the real time from one firmware to the other firmware in only few clock cycles in the runtime.
- The floating point applications are scheduled inside of the 8x SIMD EdkDSP accelerator by the Xilinx PicoBlaze6 processor [7]. Each firmware program has maximal size of 4096 (18 bit wide words).
- The alternative firmware can be downloaded to the EdkDSP accelerators in parallel with the execution of the current firmware. This is demonstrated by swap of the FIR-filter, room-response firmware to the firmware for adaptive LMS identification of filter coefficients in the enclosed acoustic noise cancellation demo.
- The 8xSIMD EdkDSP accelerator provides single-precision floating point results, which are bit-exact identical to the reference software implementation running on the MicroBlaze processor with the Xilinx HW 32bit floating point unit.
- The 125 MHz 8xSIMD EdkDSP accelerator is 2,3x faster than the 666 MHz ARM Cortex A9 (with NEON vector processing unit), 4,8x faster than the 666 MHz ARM Cortex A9 without code optimized for NEON and 78x faster than 125 MHz MicroBlaze with HW floating point unit. These data are measured for the presented case adaptive LMS filter with 1984 coefficients.
- The FIR filter with 1984 coefficients is computed by single 125 MHz (8xSIMD) EdkDSP accelerator with the floating point performance 1227 MFLOP/s.
- Peak performance of four 125 MHz (8xSIMD) EdkDSP accelerators implemented in this demo design is 8 GFLOP/s (single precision floating point).

4/53



http://zs.utia.cas.cz



temperature range -40 ... +85

temperature range -00 ... +70

# **1.2 What is included**

The asymmetric multiprocessing on ZYNQ (AMP) with the EdkDSP platform evaluation package contains these deliverables for the Win 7 64 bit:

- Evaluation versions of AMP designs. Designs work with one ARM Cortex A9 processor core with NEON vector floating point unit, one MicroBlaze and one instance or four instances of the EdkDSP accelerators, each with 8xSIMD floating point data paths. Designs are compiled in Xilinx Vivado 2015.2 [10]. See Figure 1.
- Clocks: ARM 666 MHz; MicroBlaze 100 MHz and 125 MHz; EdkDSP accelerators 100 MHz and 125 MHz.
- UTIA is providing source code for the demo applications and SW projects for the Xilinx SDK 2015.2 [11]. These source code projects are compiled with the UTIA library libwal.a serving for the EdkDSP communication.
- Included evaluation versions of the UTIA EdkDSP accelerators have HW limitation of maximal number of performed vector operations.
- UTIA EdkDSPC C compiler is provided as 3 executable applications for Ubuntu. It can be executed in the VMware Workstation 12 Player on a 64bit Win7 PC.
- The firmware is also provided in format of binary files to enable testing of accelerators without C compiler.
- Partners of the Artemis EMC2 project [9] can get from UTIA the Vivado 2015.2 HW design projects with the evaluation versions of the EdkDSP accelerators (in the Vivado 2015.2 IP netlist format) for free. See chapter 6 for specification of deliverables for the EMC2 project partners and license details.
- Release of AMP designs with the commercial version of EdkDSP accelerators for Trenz TE0720-02-2IF, TE0720-02-1CF and automotive TE0720-02-1Q system-on-modules on Trenz TE0701-05 carrier board is offered by UTIA. It includes the Vivado 2015.2 HW design projects with the EdkDSP accelerator IP cores (in netlist format) with main limitations of the evaluation version removed. See sections 7 of this application note for specification of deliverables and license details.

The Vivado 2015.2 SoC design (see Figure 2) serves for evaluation of four different EdkDSP floating point accelerator IP cores **bce\_fp12\_1x8\_0\_axiw\_v1\_[10|20|30|40]** (see Figure 3). Four grades **[10|20|30|40]** of the EdkDSP accelerator IP differ in HW-supported vector floating point computing capabilities:

- **bce\_fp12\_1x8\_0\_axiw\_v1\_10** is area optimized and supports local vector data transfers (HW supported 8xSIMD transfers inside of the accelerator IP) and vector floating point operations FPADD, FPSUB in 8xSIMD data paths.
- bce\_fp12\_1x8\_0\_axiw\_v1\_20 performs identical operations as bce\_fp12\_1x8\_0\_axiw\_v1\_10 plus the vector floating point MAC operations in 8xSIMD data paths. MAC is supported for length of vectors 1 up to 10. This accelerator is optimized for applications like floating point matrix multiplication with one row and column dimensions <= 10.</li>
- bce\_fp12\_1x8\_0\_axiw\_v1\_30 supports identical operations as bce\_fp12\_1x8\_0\_axiw\_v1\_20 plus HW accelerated computation the floating point vector by vector dot products performed in 8xSIMD data paths. It is optimized for parallel computation of up to 8 FIR or LMS filters, each with size up to 250 coefficients. It is also effective in case of floating point matrix by matrix multiplications, where one of the dimensions is large (in the range from 11 to 250).
- **bce\_fp12\_1x8\_0\_axiw\_v1\_40** supports identical operations as bce\_fp12\_1x8\_0\_axiw\_v1\_30 plus an additional HW support of dot product. It is computed in 8xSIMD data paths with HW-supported wind-up into single scalar result. This result is propagated into all 8 SIMD data planes.

All **bce\_fp12\_1x8\_0\_axiw\_v1\_[10|20|30|40]** accelerators IP cores support single data path for, pipelined, floating-point division (FPDIV) with vector operands taken from the first SIMD plain and the result vector propagated into all 8 SIMD data plains.

5/53



http://zs.utia.cas.cz

Ústav teorie informace a automatizace AV ČR, v.v.i.

All **bce\_fp12\_1x8\_0\_axiw\_v1\_[10|20|30|40]** accelerators IP cores (see Figure 3) are suitable for applications like adaptive normalised NLMS filters, Square-root-free versions of adaptive RLS QR filters and Adaptive RLS LATTICE filters.



Figure 1: Simplified architecture of AMP with four EdkDSP accelerators

![](_page_5_Picture_3.jpeg)

http://zs.utia.cas.cz

© 2015 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

![](_page_6_Figure_0.jpeg)

Figure 2: AMP evaluation design with 4 EdkDSP accelerators in Xilinx Vivado 2015.2 IP Integrator

![](_page_6_Figure_2.jpeg)

Figure 3: EdkDSP accelerator IP in Xilinx Vivado 2015.2 IP Integrator

![](_page_6_Picture_4.jpeg)

# 2. Demonstrator AMP with EdkDSP accelerators

## 2.1 Description of EdkDSP accelerators and evaluation designs

This application note describes how to set-up and use HW designs running in an asymmetric multiprocessing architecture formed by one ARM Cortex A9 processor with NEON vector accelerator and one MicroBlaze processor with one or four (8xSIMD) EdkDSP accelerators IPs cores on the Trenz TE0720-02-2I system on module and TE0701-05 carrier board (see Figure 4 and Figure 5).

![](_page_7_Picture_3.jpeg)

Figure 4: Trenz TE0720-02-2IF system on module on the TE0701-05 carrier board with Imageon FMC board

![](_page_7_Picture_5.jpeg)

8/53

http://zs.utia.cas.cz

![](_page_7_Picture_8.jpeg)

![](_page_8_Picture_0.jpeg)

Figure 5: Asymmetric multiprocessing demo running on ZYNQ with ARM, MicroBlaze and 4 (8xSIMD) EdkDSP floating point accelerators. (Vivado 2015.2 evaluation design)

Common properties of precompiled Vivado 2015.2 evaluation designs:

- The EdkDSP floating point accelerators IP cores are reconfigurable during runtime by change of firmware.
- Asymmetric multiprocessing of ARM Cortex A9 and MicroBlaze system with shared external DDR3.
- HW evaluation designs have been compiled in Xilinx VIVADO 2015.2 [10].
- SW projects are compiled in Xilinx SDK 2015.2 [11].
- Project HW can be debugged with use of Xilinx Vivado Lab Edition 2015.2 [12].

Software Development Kit (SDK) 2015.2 [11] requires 64bit PC. It can be downloaded for free after registration.

Vivado Lab Edition 2015.2 [12] serves for programming and logic/serial IO debug of all 7 series, Zynq, and UltraScale devices. The Vivado Lab Edition 2015.2 requires no certificate or activation license key and supports 64- and 32-bit OS platforms (Win7 or Linux). It can be downloaded for free from [12].

![](_page_8_Picture_10.jpeg)

## 2.2 Resources used by the designs

Resources used by designs are summarised in Figure 6 and Figure 7.

TE0720-02-2IF	fp32	fp32	fp32	fp32	fp32	Reso	urces (co	omplete PL)	EdkDSP	performance
EdkDSP vector op	Add		Dot	S8		FF	Lut	Bram	LMS	FIR
Clk: 125 MHz	Mul	Mac	Prod	Prod	div	%	%	no(of)	Mflop/s	Mflop/s
fp12_1x8_10	8x				1x	8,5	20,8	48(140)		
fp12_1x8_20	8x	8x			1x	9,5	22,4	48(140)		
fp12_1x8_30	8x	8x	8x		1x	10,5	24,5	48(140)		
fp12_1x8_40	8x	8x	8x	1x	1x	10,5	24,9	48(140)	776	1228
TE0720-02-1CF										
TE0720-02-1QF	fp32	fp32	fp32	fp32	fp32	Reso	urces (co	omplete PL)	EdkDSP	performance
EdkDSP vector op	Add		Dot	S8		FF	Lut	Bram	LMS	FIR
Clk: 100 MHz	Mul	Mac	Prod	Prod	div	%	%	no(of)	Mflop/s	Mflop/s
fp12_1x8_10	8x				1x	8,53	20,85	48(140)		
fp12_1x8_20	8x	8x			1x	9,51	22,45	48(140)		
fp12_1x8_30	8x	8x	8x		1x	10,2	24,32	48(140)		
fp12_1x8_40	8x	8x	8x	1x	1x	10,5	24,90	48(140)	621	984

Figure 6: AMP design on ZYNQ, ARM A9, MicroBlaze and 1x (8xSIMD) EdkDSP, with FP division

TE0720-02-2IF	fp32	fp32	fp32	fp32	fp32	Reso	urces (co	omplete PL)	EdkDSP	performance
EdkDSP vector op	Add		Dot	S8		FF	Lut	Bram	LMS	FIR
Clk: 125 MHz	Mul	Mac	Prod	Prod	div	%	%	no(of)	Mflop/s	Mflop/s
(4x)	(4x)				(4x)					
fp12_1x8_10	8x				1x	23,1	61,7	138(140)		
(4x)	(4x)	(4x)			(4x)					
fp12_1x8_20	8x	8x			1x	27,1	67,9	138(140)		
(4x)	(4x)	(4x)	(4x)		(4x)					
fp12_1x8_30	8x	8x	8x		1x	31,1	73,5	138(140)		
(4x)	(4x)	(4x)	(4x)	(4x)	(4x)				(4x)	(4x)
fp12_1x8_40	8x	8x	8x	1x	1x	31,1	77,4	138(140)	775	1227
TE0720-02-1CF										
TE0720-02-1QF	fp32	fp32	fp32	fp32	fp32	Reso	urces (co	omplete PL)	EdkDSP	performance
EdkDSP vector op	Add		Dot	S8		FF	Lut	Bram	LMS	FIR
Clk: 100 MHz	Mul	Mac	Prod	Prod	div	%	%	no(of)	Mflop/s	Mflop/s
(4x)	(4x)				(4x)					
fp12_1x8_10	8x				1x	23,6	62,05	138(140)		
(4x)	(4x)	(4x)			(4x)					
fp12_1x8_20	8x	8x			1x	27,5	68,19	138(140)		
(4x)	(4x)	(4x)	(4x)		(4x)					
fp12_1x8_30	8x	8x	8x		1x	31,5	73,76	138(140)		
(4x)	(4x)	(4x)	(4x)	(4x)	(4x)				(4x)	(4x)
fp12_1x8_40	8x	8x	8x	1x	1x	31,6	78,28	138(140)	622	989

Figure 7: AMP designs on ZYNQ, ARM A9, MicroBlaze and 4x (8xSIMD) EdkDSP, with FP division

![](_page_9_Picture_6.jpeg)

http://zs.utia.cas.cz

10/53

![](_page_9_Picture_9.jpeg)

## 2.3 Asymmetric multiprocessing and use of external DDR3 memory

Presented FPGA designs are running on the Trenz electronic TE0720-02-2I System on Module and the TE0701-05 carrier board. See Figure 3 and Figure 4. It is using the 1GB DDR3 memory with clock signal 533 MHz. The DDR3 is connected to Xilinx ZYNQ FPGA by 32 data path. The first <sup>3</sup>/<sub>4</sub> of the DDR3 are reserved for the ARM A9 processor. The last <sup>1</sup>/<sub>4</sub> is used by the MicroBlaze processor with the EdkDSP accelerators. The presented AMP demo is extending the Xilinx application note XAPP1093 [1] solution from the Xilinx ISE/EDK 14.5 flow to the Xilinx Vivado 2015.2 design flow. See Figure 1 for the architecture of the design.

### 2.4 Re-programmability of EdkDSP accelerator IP cores

Each of the four 125 MHz 8xSIMD EdkDSP floating point accelerator subsystems contains one reprogrammable Xilinx PicoBlaze6 8-bit processor and the floating point 8xSIMD DSP unit. The performance of the accelerator is application specific. In this demo, a single 8xSIMD EdkDSP unit is delivering sustained 1228 MFLOP/s in case of FIR filter with 1984 coefficients and 776 MFLOP/s in case of the adaptive LMS identification of filter with 1984 coefficients.

The Xilinx PicoBlaze6 processor has fixed configuration with size of the program memory 4096 (18 bit wide) words, 64 Bytes scratch pad RAM memory and the interrupt vector in the address 1023. Both PicoBlaze6 program memories are accessible by the MicroBlaze processor via AXI-lite bus. The PicoBlaze6 processor can execute program from each of these memories. The MicroBlaze application can write new firmware to the currently unused program memory, while the PicoBlaze6 is executing firmware from second program memory.

### 2.5 Debug of the AMP system with EdkDSP accelerators in the evaluation package

All EdkDSP accelerators can communicate with MicroBlaze program. The communication is using the Worker Abstraction Layer (WAL) library API. This API is used for support of writing of the debug information from the worker to the MicroBlaze terminal. MicroBlaze is using the terminal of the ARM A9 processing system, present in the ZYNQ processing system. ARM and MicroBlaze communicate via memory controller of the ZYNQ processing system. See Figure 1.

ARM and MicroBlaze can be both debugged simultaneously from the SDK 2015.2 debuggers integrated in the Xilinx SDK tool [11]. The PicoBlaze6 processors [7] can exchange data and text via the 8 bit communication data path with the MicroBlaze processor. This path is used to communicate parameters to the accelerators and to get messages or reports from accelerators for debugging.

Floating point data are accessed by the MicroBlaze processor via the dual ported block memories of accelerators. The MicroBlaze sides of the dual-ported accelerator memories are all mapped into the MicroBlaze memory space. The MicroBlaze processor can copy data from these dual ported memories to its global DDR3 workspace and display floating point data in the debugger.

The computation in the (8xSIMD) EdkDSP units can overlap with the communication with the DDR3. It is performed by MicroBlaze and supported by cache. A Ping-Pong swap of memory banks is used. The 8xSIMD EdkDSP firmware scheduling the parallel (8xSIMD) computation in some banks accelerator memories. The MicroBlaze program is communicating (sequentially) to/from DDR3 in another set of banks of the dual-ported accelerator memories. This process can be stopped, inspected and debugged by the MicroBlaze debugger from the SDK.

11/53

![](_page_10_Picture_10.jpeg)

http://zs.utia.cas.cz

![](_page_10_Picture_12.jpeg)

# 3. Installation of AMP with EdkDSP platform

## 3.1 Import of precompiled projects and SW into Xilinx SDK 2015.2

Unzip the evaluation package to directory of your choice. The directory **c:\VM\_07** will be used in this application note. You will get these directories for the three system-on-module packages:

- TE0720-02-2IF system-on-module:
  - c:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8 c:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\_IMPORT c:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8 c:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\_IMPORT
- TE0720-02-1CF system-on-module:
  - c:\VM\_07\d\_52\d\_7z020\_te7020-1\d\_7z020\_fp12\_1x8 c:\VM\_07\d\_52\d\_7z020\_te7020-1\d\_7z020\_fp12\_1x8\_IMPORT c:\VM\_07\d\_52\d\_7z020\_te7020-1\d\_7z020\_fp12\_4x8 c:\VM\_07\d\_52\d\_7z020\_te7020-1\d\_7z020\_fp12\_4x8 IMPORT
- TE0720-02-1QF system-on-module (automotive): c:\VM\_07\d\_52\d\_7z020\_te7020-1Q\d\_7z020\_fp12\_1x8 c:\VM\_07\d\_52\d\_7z020\_te7020-1Q\d\_7z020\_fp12\_1x8\_IMPORT c:\VM\_07\d\_52\d\_7z020\_te7020-1Q\d\_7z020\_fp12\_4x8 c:\VM\_07\d\_52\d\_7z020\_te7020-1Q\d\_7z020\_fp12\_4x8\_IMPORT

The installation and use is identical for all three SoM modules. Use of the package is described for TE0720-02-2IF system-on-module in detail. Other two packages can be used identically.

Start Xilinx SDK 2015.2 and select the directory for the SDK 2015.2 workspace. See Figure 8. Select c:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\SDK\_Workspace.

🕵 Workspace Launcher	×
Select a workspace Xilinx SDK stores your projects in a folder called a workspace. Choose a workspace folder to use for this session.	
Workspace: C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8\SDK_Workspace	Browse
Use this as the default and do not ask again	OK Cancel

Figure 8: Select the SDK Workspace

![](_page_11_Picture_12.jpeg)

HW and SW projects can be imported into SDK now. Select: **File -> Import -> General -> Existing Projects into Workspace** Click on Next button. See Figure 9.

😳 Import	
Select Create new projects from an archive file or directory.	Ľ
Select an import source: type filter text	
<ul> <li>General</li> <li>Archive File</li> <li>Existing Projects into Workspace</li> <li>File System</li> <li>Preferences</li> <li>C/C++</li> <li>C/C++</li> <li>Preference Systems</li> <li>Remote Systems</li> <li>C C Run/Debug</li> <li>Team</li> </ul>	
(?) < Back Next > Finish	Cancel

Figure 9: Import Existing Projects into Workspace

Type directory with projects to be imported. See Figure 10.

#### c:\VM\_07\d\_34\_7z\_te7020\d\_7z020\_fp12\_4x8\_IMPORT

Set the **"Copy projects into workspace**" check box. Click on Finish button. See Figure 10.

All SW projects are imported into SDK workspace from the directory c:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\_IMPORT

Process of compilation will start automatically. This first compilation of all SDK SW projects can take several minutes to finish. It should finish without errors. See Figure 11.

![](_page_12_Picture_8.jpeg)

sok Import							
Import Projects Select a directory to search for existing Edipse projects.							
Select root directory:       C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT         Select archive file:       Image: Comparison of the second	Browse Browse						
<pre>Select All amp_cpu_0_1x8_all (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\amp_cpu_0_1x8_all) amp_cpu_0_1x8_all_bsp (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\amp_cpu_0_1x8_all_bsp) dedkdsp (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\edkdsp) dedkdsp_cc (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\edkdsp_cc) dedkdsp_fp12_4x8_all (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\edkdsp_fp12_4x8_all) dedkdsp_fp12_4x8_all (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\FSBL) dedkdsp_fp12_4x8_all (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\FSBL) dedkdsp_fp12_4x8_all (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\FSBL) dedkdsp_fp12_4x8_all (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\hw_platform_0) dedkdsp_fp12_4x8_all (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\hw_platform_0) dedkdsp_fp12_4x8_import (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_IMPORT\hw_platform_10) dedkdsp_fp12_4x8_import (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_import (hw_platform_10) dedkdsp_fp12_4x8_import (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_import (hw_platform_10) dedkdsp_fp12_4x8_import (hw_platform_30) dedkdsp_fp12_4x8_import (C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8_import (hw_platform_30) dedkdsp_fp12_4x8_import (hw_platform_40) dedkdsp_fp12_4x8_import (hw_platform_40)</pre>							
Options Search for nested projects Copy projects into workspace							
Working sets Working sets	Select						
Sack Next > Finish	Cancel						

Figure 10: Select "Copy projects into workspace" and finish the import of all projects

## 3.2 Asymmetric Multiprocessing Demo

The "amp\_cpu\_0\_1x8\_all" project in the "Project Explorer" window of the SDK 2015.2 [7] will be used to program ARM core part of the AMP demo. The "edkdsp\_fp12\_4x8\_all" project will be used to program the MicroBlaze core and the four EdkDSP accelerators of the AMP demo. The "edkdsp" project contains the same SW content as the "edkdsp\_fp12\_4x8\_all" project and it includes in addition the precompiled libwal.a library for the MicroBlaze processor. The "edkdsp\_cc" directory contains C firmware for the PicoBlaze6 controller and binary utilities for compilations of code for the EdkDSP accelerators. The UTIA EDKDSP C compiler can be executed under the VMware player [9] as an Ubuntu binary application. Inspect also the list of IP blocks and related driver versions present in the evaluation AMP design. The MicroBlaze processor has access to some ZYNQ peripheral devices [5] in the AMP design. See Figure 11.

![](_page_13_Picture_4.jpeg)

![](_page_14_Figure_0.jpeg)

Figure 11: All projects are compiled. See IP Blocks present in the design

Connect the USB cable to the Trenz electronic TE0720-02-2I System on Module [2] via the TE0701-05 carrier board [3]. In SDK, program the board. See Figure 12.

In SDK, select: Xilinx Tools -> Program FPGA. It is pointing (by default) to: c:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8 Click on the "Program" button.

![](_page_14_Picture_4.jpeg)

SOK Program FPGA					×				
Program FPGA									
Specify the bitstream and the ELF files that reside in BRAM memory									
Hardware Configuration	n								
Hardware Platform:	w_platform_0		•						
Connection:	ocal		•	New					
Device:	Auto Detect			Select					
Bitstream:	op.bit			Search	Browse				
Partial Bitstream									
BMM/MMI File:				Search	Browse				
Software Configuration	1								
Processor		ELF/MEM File to Initialize in I	Block R/	AM					
microblaze_0		bootloop							
•									
?			Prog	gram	Cancel				

Figure 12: The bitstream system.bit is selected by the tool

The TE0720-02-2I module on TE0701-5 carrier board is programmed with the top.bit file now. On PC, start the Putty terminal. Set 115200 baud and "Flow control" to None. See Figure 13 and Figure 14.

RuTTY Configuration		×
Category: Session Logging Terminal Keyboard Bell Features Window Appearance Behaviour Translation Selection Colours Connection Proxy Telnet Rlogin SSH Scrial	Options controllin Select a serial line Serial line to connect to Configure the serial line Speed (baud) Data bits Stop bits Parity Flow control	Ing local serial lines
About		Open Cancel

Figure 13: Setup your COM port. Select speed to 115200 baud, and Flow control "None"

![](_page_15_Picture_5.jpeg)

🔀 PuTTY Configuration		×
Category:		
Category: Session Logging Terminal Keyboard Bell Features Window Appearance Behaviour Translation Selection Colours Colours Connection Proxy Telnet Rlogin CSH Serial	Basic options for your PuTTY's Specify the destination you want to conn Serial line COM5 Connection type: O Raw O Telnet O Rlogin O S3 Load, save or delete a stored session Saved Sessions Default Settings 7k_HD_115200 cosim_sp605 prepinac sp605 Close window on exit:	eession speed 115200 SH © Serial Load Save Delete
	• Aways • Never • Only on	ciean exit
About	Open	Cancel

Figure 14: Select "Serial" in the category Session and click Open

The ARM part of the AMP application has to be downloaded to the DDR3 memory, now.

Select the "amp\_cpu\_0\_1x8\_all" project by clicking on it in the SDK Project Explorer Window.

In SDK, select:

Run -> Debug Configuration ->Xilinx C/C++application (GDB)

Click on the "New launch configuration" in the Debug configuration screen. The "amp\_cpu\_0\_1x8\_all" project is open and the ARM executable Debug\amp\_cpu\_0\_1x8\_all.elf is ready for download to DDR3 on the TE0720-02-2I module on TE0701-05 carrier board via the jtag cable. See Figure 15.

Click on "Debug" button to download the executable. See Figure 15.

Click Yes in the perspective switch dialog window. See Figure 16.

![](_page_16_Picture_9.jpeg)

http://zs.utia.cas.cz

17/53

Create, manage, and run configurations	×
Image: Construction of the system of the	Name:       amp_cpu_0_1x8_all Debug         Image:       Target Setup       Application       Source       %3         Debug Type:       Standalone Application Debug       Image:       Source       %3         Debug Type:       Standalone Application Debug       Image:       New         Device:       Local       Image:       New         Device:       Auto Detect       Select         Hardware platform:       hw_platform_0       Image:         Processor:       ps7_cortexa9_0       Image:         Bitstream file:       top.bit       Search         Initialization file:       ps7_init.td       Search         Image:       Program FPGA       Following operations to be performed         Following operations will be performed before launching the debugger.       1. Reset processor.         Image:       Run ps7_init       Sum ps7_post_config         Image:       Enable Cross-Triggering       Sum ps7_post_config. (Only first time after System rest board power ON)         3. Run ps7_post_workspace_amp_cpu_0_1x8_all/Debug/a       pu_0_1x8_all.eff will be downloaded to the proor ps7_cortexa9_0'
✓ ► Filter matched 6 of 16 items	Apply Revert
?	Debug Close

Figure 15: Select "amp\_cpu\_0\_1x8\_all.elf" code for Debug on ARM

![](_page_17_Picture_2.jpeg)

![](_page_18_Picture_0.jpeg)

*Figure 16: Click Yes to switch to the debug perspective* 

The debug perspective is opened and **Debug\amp\_cpu\_0\_1x8\_all** can be debugged or started on the ARM core. See Figure 17. Start the Resume button (F8) of the program from the debugger. It starts to run, with output to the terminal window. The timer is started with 3ns resolution. CPU0: on terminal is indicating the output from the Core\_0 of the dual core Cortex A9 of the ZYNQ. The ARM processor is running and waiting in a pooling loop for handshake with MicroBlaze. See Figure 18.

The ARM application **amp\_cpu\_0\_1x8\_all.elf** has prepared the initial waiting loop code for the MicroBlaze processor at the address 0x30000000 in the DDR3. The MicroBlaze has been released from reset by the ARM application. MicroBlaze is running the initial loop code at the address 0x30000000 now.

The MicroBlaze application **edkdsp\_fp12\_1x8\_all.elf** will be loaded to the DDR3 memory in next steps.

The SDK has to connect to the running MicroBlaze via jtag. The MicroBlaze processor will be stopped under the jtag control. The **edkdsp\_fp12\_1x8\_all.elf** code will be downloaded to DDR3 and the MicroBlaze will be started again by jtag from the second debugger instance.

Select the "edkdsp\_fp12\_1x8\_all" project by clicking on it in the SDK Project Explorer Window.

#### In SDK, select:

### Run -> Debug Configuration -> Xilinx C/C++application (GDB)

Click on the "**New launch configuration**" in the Run configuration screen. The "**edkdsp\_fp12\_1x8\_all**" project is open and the MicroBlaze executable **Debug\edkdsp\_fp12\_1x8\_all.elf** will be ready for download to the DDR3 on the TE0720-02-2I module on TE0701 carrier board via the jtag cable, to the address 0x30000000. See Figure 19.

This Microblaze debug session will need 3 adjustments to co-exist together with the first running ARM debug session. Select "No reset", unselect "Run ps7\_init" and unselect "Run ps7\_port\_config". Click Apply to activate this selection. Click on **Apply** to apply both changes. See Figure 19.

Click on **Debug** to start the debuger.

The program **edkdsp\_fp12\_1x8\_all.elf** will be downloaded to DDR3 from address 0x30000000 and this second remote MicroBlaze debug section will be opened in the SDK, together with the already running ARM debug section. See Figure 20.

19/53

![](_page_18_Picture_13.jpeg)

http://zs.utia.cas.cz

![](_page_18_Picture_15.jpeg)

Debug - amp_cpu_0_1x8_all/src/main.c - Xilinx SDK		
File Edit Source Refactor Navigate Search Project Xilinx Too	ols Run Window Help	
	••••••••••••••••••••••••••••••••••••••	ि २ ⊕ म २ २ 
	Quick Access	Et C/C++ 🏂 Debug
🏂 Debug ⊠ 🥁 🦉 🖬 🖬 🔽 🗖 🗖	(X)= V 🖾 💁 B 👬 🕅 R 🚺	Х 🖬 Х 🛋 М 🗖 🗖
env amp_cpu_0_1x8_all Debug [Xilinx C/C++ application (GDB)]	<u>k</u> ⇒ti [	∃ ~×% ⊡ ♂ ~
Error Thread [1] (Suspended: Breakpoint hit.)	Name (x)= ret	Value
1 main() main.c:2056 0x0010a9a0	(X)= mflops	0
arm-xilinx-eabi-gdb (18.10.15 17:27)		
		A
		-
	•	
system.hdf 🔀 main.c 🛛	- 8	🗄 Outline 🛛 🗖 🗖
#endif		🖃 📮 🏹 🗞 🔍 🗮
return (0);		▽
}		l xil_io.h ▲
⊖ int main() {		xpseudo_asm.h
	/////	remap_ocm.h
<pre>// Remap all 4 64KB blocks of OCM to top MY REMAP()</pre>	of memory	stdio.h
;		arm_neon.h
	/////	# CHECK_RESULTS # VERBOSITY
// Disable L1 cache for OCM	· // S-b0 TEX-b100 AE	# USE_TIMER
AII_SECTIONCE IDUCES(0XIII CODDO, 0X04422)	, // 3-00 TEX-DIGO AF	# TEST_FP_VAL
COMM VAL = 0;		# TIMER_TOP
		: FPGA configured s
Hardware S amp_cpu_0_1x8_all Debug [Xilinx C/C++ application	on (GDB)] C:\V 17:23:33 INFO	: Connected to targ
EINUX TOF A Process STDIO not connected to con	n this ( 17:23:33 INFO	: FPGA configured s
	17:27:45 INFO	: ps7_init is comple : ps7_post_config_i
17:27:45 INFO : Processor reset i		
Writable Smart Ins	ert 2056 : 1	

Figure 17: Run amp\_cpu\_0\_1x8\_all.elf from the debugger as free running

![](_page_19_Picture_2.jpeg)

http://zs.utia.cas.cz

20/53

![](_page_20_Picture_0.jpeg)

Figure 18: amp\_cpu\_0\_1x8\_all.elf will write to the terminal the initial text and it will wait for the MicroBlaze part of the AMP application

<b>Sok</b> Debug Configurations	<u> X</u>
Create, manage, and run configuration	15
Image: Second system         Image: Second system	Name:       edkdsp_fp12_4x8_all Debug
Filter matched 7 of 17 items	Apply Revert
?	Debug Close

*Figure 19: Select "edkdsp\_fp12\_4x8\_all.elf code for remote debug on MicroBlaze* 

![](_page_20_Picture_4.jpeg)

Debug - edkdsp_fp12_4x8_all/src/fp12_4x8_all.c - Xilinx	SDK	
File Edit Source Refactor Navigate Search Project Xilinx T	ools Run Window Help	
	○ • Q <sub>4</sub> • X I ■ II ■ 3	×
	Quick Access	📑 🗄 C/C++ 🏇 Debug
🏇 Debug ⊠ 🦉 🙀 🖬 🔽 🗖	🔍 🔍 🛛 🖉 🖉 🖉 🖉	🕅 х 🔤 х 🛋 м 📃 🗖
□ Son amp_cpu_0_1x8_all Debug [Xilinx C/C++ application (GDB)]	<u>k</u> ⇒ti	∃   🖇 × 🔆 📑 🗗 ヾ 💙
Thread [1] (Running)	Name (X)= Status	Value
m arm-xilinx-eabi-gdb (18.10.15 17:27)		•
C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_tp12_4x8\S = \$	D	
Goe Winner, prezi ne za orosog plann of or reppineten (coo), □ · · · · · · · · · · · · · · · · · · ·		
Thread [1] (Suspended: Breakpoint hit.)		
mb-gdb (18.10.15 17:36)		
C:\VM_07\d_52\d_7z020_te7020-2\d_7z020_fp12_4x8\S		-
in system.hdf is fp12_4x8_all.c ⊠ istart()	- 8	🗄 Outline 🛛 🗖 🗖
}	<b>▲</b>	🖃 📲 😿 🗙 🛛 🗮
<pre>} draw_line6(&amp;zf_mu_pb2[0], &amp;zf_mu_mb2[0],</pre>	&zf_mu_pb3[0], &zf_mu	$\bigtriangledown$
<pre>xil printf("\r\n"):</pre>		stdio.h
while ((Xil_In32(UART_BASE + 0x2C) & 0x08) != 0x08)		
; return (0);		
}		
⇒ ⊖ int main(void) {		# FAST_IRQ_EN
int Status:		# IRQ_GEN_ID
int worker;		# INTC_DEVICE_ID
<pre>init_platform();</pre>	-	# INTC
		TINIC_HANDLER
		. Laigets TSEL TIL
Hardware S edkdsp_fp12_4x8_all Debug [Xilinx C/C++ application (GDB)] C: 17:21:55 INFO : FPGA configured s		
E Clinux TCF A Process STDIO not connected to console. 17:23:33 INFO : 'targets -set -fi		
Prove QEMUTCHG 17:23:36 INFO : FPGA configured st 17:27:45 INFO : ps7_init is comple		
17:27:45 INFO : ps7_post_config i 17:27:45 INFO : processor prest i		
	- IN 0	
Writable Smart Ir	sert 3398 : 1	

Figure 20: Debug view with ARM and MicroBlaze. ARM is running. Start MicroBlaze

The ARM application is running. The MicroBlaze application is downloaded into DDR3 and the debugger is waiting on the automatically inserted break point in the first MicroBlaze instruction. See Figure 20. You can step through the MicroBlaze program or start free run of the program.

Run the MicroBlaze to get the output on the terminal from both processors (ARM and MicroBlaze) running in parallel in the free run in the asymmetric multiprocessing configuration. See the terminal output on Figure 21.

22/53

http://zs.utia.cas.cz

![](_page_21_Picture_5.jpeg)

The demo application (2000 coefficient FIR filter) and (2000 coefficient LMS identification of filter coefficients) is computed in single precision floating point on ARM CPU0 first. The same demo application (2000 coefficient FIR filter) and (2000 coefficient LMS identification of filter coefficients) is computed in single precision floating point in the first 8xSIMD EdkDSP accelerator (with support from MicroBlaze) next. Finally, the same demo application (2000 coefficient FIR filter) and (2000 coefficient LMS identification of filter coefficients) is also computed in single precision floating point on MicroBlaze with the HW floating point unit to verify the EdkDSP result. See Figure 21.

🛃 СОМ1	0 - PuTTY		🛃 COM10 - PuTTY	
		<b>A</b>	MB0 : (EdkDSP 8xSIMD) Write firmware	
CPU0:	Far-end signal		MB0 : (EdkDSP 8xSIMD) Capabilities1 = 13FFFF	
CPU0:	FIR Room response		MB0 : (EdkDSP 8xSIMD) Capabilities2 = 13FFFF	
CPU0:	FIR mflops ARM 199		MB0 : (EdkDSP 8xSIMD) Capabilities3 = 13FFFF	
CPU0:	FIR mflops ARM NEON 436		MB0 : (EdkDSP 8xSIMD) Capabilities4 = 13FFFF	
CPU0:	FIR and FIR NEON afmb is OK		MB0 : (EdkDSP 8xSIMD) VZ2A 'worker1' OK	:
CPU0:	FIR and FIR NEON bfmb is OK		MB0 : (EdkDSP 8xSIMD) VB2A 'worker1' OK	:
CPU0:	FIR and FIR NEON zfd is OK		MB0 : (EdkDSP 8xSIMD) VZ2B 'worker1' OK	:
CPU0:	Near-end signal		MB0 : (EdkDSP 8xSIMD) VA2B 'worker1' OK	:
CPU0:	LMS identification		MB0 : (EdkDSP 8xSIMD) VADD 'worker1' OK	:
CPU0:	LMS mflops ARM 160		MB0 : (EdkDSP 8xSIMD) VADD_BZ2A 'worker1' OK	:
CPU0:	LMS mflops ARM NEON 338		MB0 : (EdkDSP 8xSIMD) VADD_AZ2B 'worker1' OK	:
CPU0:	LMS and LMS NEON af_mu_pb is OK		MB0 : (EdkDSP 8xSIMD) VSUB 'worker1' OK	:
CPU0:	LMS and LMS NEON bf_mu_pb is OK		MB0 : (EdkDSP 8xSIMD) VSUB_BZ2A 'worker1' OK	:
CPU0:	LMS and LMS NEON zf_mu_pb2 is OK		MB0 : (EdkDSP 8xSIMD) VSUB_AZ2B 'worker1' OK	:
CPU0:	LMS and LMS NEON zf_mu_pb3 is OK		MB0 : (EdkDSP 8xSIMD) VMULT 'worker1' OK	:
			MB0 : (EdkDSP 8xSIMD) VMULT_BZ2A 'worker1' . OK	:
MB0 :	(EdkDSP 8xSIMD) Write firmware		MB0 : (EdkDSP 8xSIMD) VMULT_AZ2B 'worker1' . OK	:
MB0 :	(EdkDSP 8xSIMD) Capabilities1 = 13FFFF	•	MB0 : (EdkDSP 8xSIMD) VPROD 'worker1' OK	:
MB0 :	(EdkDSP 8xSIMD) Capabilities2 = 13FFFF	•	MB0 : (EdkDSP 8xSIMD) VMAC 'worker1' OK	:
MB0 :	(EdkDSP 8xSIMD) Capabilities3 = 13FFFF	•	MB0 : (EdkDSP 8xSIMD) VMSUBAC 'worker1' OK	:
MB0 :	(EdkDSP 8xSIMD) Capabilities4 = 13FFFF	· 🗖	MB0 : (EdkDSP 8xSIMD) VPROD_S8 'worker1' OK	:
MB0 :	(HW FP unit ) Far-end signal		MB0 : (EdkDSP 8xSIMD) VDIV 'worker1' OK	:
MB0 :	(EdkDSP 8xSIMD) FIR room response			
CPU0:	(EdkDSP 8xSIMD) FIR mflops 1227		CPU0: Far-end signal	
MB0 :	(HW FP unit ) Add near-end signal	•	CPU0: FIR Room response	
MB0 :	(EdkDSP 8xSIMD) LMS Identification		CPUO: FIR mflops ARM 199	
CPU0:	(EdkDSP 8xSIMD) LMS mflops 775		CPUO: FIR mflops ARM NEON 436	
MB0 :	(HW FP unit ) LMS Identification		CPUO: FIR and FIR NEON afmb is OK	
CPU0:	(HW FP unit ) LMS mflops 10		CPUO: FIR and FIR NEON bfmb is OK	
MB0 :	(EdkDSP 8xSIMD) OK		CPUO: FIR and FIR NEON zfd is OK	
			CPUO: Near-end signal	
MB0 :	(EdkDSP 8xSIMD) Write firmware		CPUO: LMS identification	
MB0 :	(EdkDSP 8xSIMD) Capabilities1 = 13FFFF	· 🗾	CPUO: LMS mflops ARM 160	-

Figure 21: Terminal output from the debugged AMP demo application

The AMP demo continues with testing of all basic vector floating point operations of the 8xSIMD accelerator. These tests vector operations are also computed in single precision floating point on MicroBlaze with the HW floating point unit to verify the EdkDSP result. See Figure 21. The demo application loops infinitely. The accelerators are named worker1 ... worker4. All 4 workers have identical capabilities, depending on the HW design. See Figure 21.

Each of the two parallel running processors (ARM and MicroBlaze) can be stopped/resumed/terminated from the debugger.

23/53

Terminate the debug session by this sequence of commands:

- 1. Stop MicroBlaze.
- 2. Stop Arm.
- 3. Terminate MicroBlaze.
- 4. Terminate Arm.
- 5. Close the debug perspective.

signal processing

http://zs.utia.cas.cz

![](_page_22_Picture_13.jpeg)

# 3.3 Performance of ARM NEON and EdkDSP accelerator

The performance of programs running on processors is dependent on the optimisation level of C compiler for ARM and C compiler for MicroBlaze (see Figure 22 and Figure 23).

Set the optimisation level –O0 for debug of the ARM code and for debug of the MicroBlaze code.

Lines FIR ARM and LMS ARM document how the ARM performance improves with the compiler optimisation levels. Additional improvement can be reached by manual transformation of the source code. This is visible in the lines FIR ARM NEON and LMS ARM NEON. The corresponding functions have been reorganised to group together parallel computation of 4 single precision floating point MAC operations in parallel. This resulted in better use of the vector capabilities of the NEON unit. See the corresponding C source code **main.c** in the ARM project **amp\_cpu\_0\_4x8\_all**.

FIR MFLOP/s	-00	-01	-02	-03
FIR ARM (666 MHz)	37	125	116	199
FIR ARM NEON (666 MHz)	69	320	321	436
FIR MB EdkDSP (125 MHz)				
TE0720-02-2IF	1224	1227	1227	1227
FIR MB EdkDSP (100 MHz)				
TE0720-02-1CF, TE0720-02-1QF	987	989	989	989

LMS MFLOP/s	-00	-01	-02	-03
LMS ARM (666 MHz)	43	129	128	160
LMS ARM NEON (666 MHz)	56	270	282	338
LMS MB EdkDSP (125 MHz)				
TE0720-02-2IF	775	775	775	775
LMS MB (125 MHz)				
TE0720-02-2IF	4	9	10	10
LMS MB EdkDSP (100 MHz)				
TE0720-02-1CF, TE0720-02-1QF	621	622	622	622
LMS MB (100 MHz)				
TE0720-02-1CF, TE0720-02-1QF	3	7	8	8

#### Figure 23: Measured performance in MFLOP/s for LMS filter computation

The EdkDSP (8xSIMD) accelerator works with hand optimized code for the FIR and the LMS filter. The optimisation levels of the MicroBlaze C compiler have impact on the MicroBlaze performance. This is visible in line LMS MB in Figure 23. See the corresponding C source code **fp12\_4x8\_all.c** in the MicroBlaze project **edkdsp\_fp12\_4x8\_all.** 

The optimisation levels of the MicroBlaze C compiler have only minimal influence on performance of the EdkDSP accelerator. This is visible in lines FIR MB EdkDSP and LMS MB EdkDSP in Figure 22 and Figure 23. See the corresponding hand optimized code for the FIR and the LMS filter **a\_fp1124p0.c** and **a\_fp1124p1.c** in the directory **edkdsp\_cc\a**. This code is compiled by the UTIA EdkDSP C compiler. Use of this compiler is described next.

24/53

![](_page_23_Picture_10.jpeg)

http://zs.utia.cas.cz

![](_page_23_Picture_12.jpeg)

# 3.4 Evaluation of the EdkDSP C compiler

This section is describing the use of the UTIA EdkDSP C compiler to recompile the firmware for the PicoBlaze6 controller present in each of the four (8xSIMD) EdkDSP accelerators in the AMP evaluation designs for the ZYNQ TE0720-02-2IF, TE0720-02-1CF or TE0720-02-1QF module on TE0701-05 carrier board.

The evaluation package includes also precompiled files with the firmware ready for download from PC to TE0720-02-2IF, TE0720-02-1CF or TE0720-02-1QF module on TE0701-05 carrier board. These files can be used to test the demo without installation of the EdkDSP C compiler to your PC.

The UTIA EdkDSP C compiler is provided as implemented as several Ubuntu binary applications. The "VMware player" software and the compatible Ubuntu image version is needed to run the UTIA EdkDSP C compiler on Windows 7 (64bit or 32bit) PC.

The Ubuntu image used in UTIA needs two DVD disks (8GB) for installation. That is why it is not included as part of the evaluation package. If you would need this image, write an email request to <u>kadlec@utia.cas.cz</u> to get these two DVD with correct Ubuntu image from UTIA (free of charge).

![](_page_24_Picture_5.jpeg)

Install VMware Workstation 12 Player [9] on Win 7 64 bit PC.

Figure 24: Select the Ubuntu\_EdkDSP image in the VMware Player and click "Play"

Open the VMware Workstation 12 Player and select the "Ubuntu\_EdkDSP" image. The Ubuntu will start.

![](_page_24_Picture_9.jpeg)

Login as: User: devel Pswd: devuser

The PC directory c:\VM\_07 needs to be shared by Windows 7 with Ubuntu.

In Windows 7, set the directory c:\VM\_07 and its subdirectories as shared with the \_\_vmware\_user\_\_ for Read and Write.

In Ubuntu, open terminal and mount the PC directory c:\VM\_07 to Ubuntu by typing: cd bin samba\_07.sh The Windows 7 c:/VM\_07 directory is mounted to the Ubuntu OS as: /mnt/cdrive In Ubuntu terminal, change the directory to: /mnt/cdrive/d\_52/d\_7z020\_te7020-2/d\_7z020\_fp12\_4x8/SDK\_Workspace/edkdsp cc

The EdkDSP C compiler utilities have to be on the Ubuntu PATH. This is done by sourcing the settings.sh script in this directory. Type in Ubuntu terminal: source settings.sh

In Ubuntu terminal, change the directory to the example directory: cd a /mnt/cdrive/d\_52/d\_7z020\_te7020-2/d\_7z020\_fp12\_4x8/SDK\_Workspace/edkdsp\_cc/a\$ See these steps in Figure 25.

C source code examples can be compiled by the script **ca\_fp11.sh** with parameter **a**. Type in the Ubuntu terminal: ca\_fp11.sh a

This will compile and assemble all four C firmware programs to header files with the firmware binary code:

a\_fp1101p0.c is compiled to fill\_FA1101P0\_program\_store.h a\_fp1101p1.c is compiled to fill\_FA1101P1\_program\_store.h a\_fp1124p0.c is compiled to fill\_FA1124P0\_program\_store.h a\_fp1124p1.c is compiled to fill\_FA1124P0\_program\_store.h

The EdkDSP firmware before compilation is presented in Figure 26. See also the C code listing of the firmware for computation of the LMS in the (8xSIMD) EdkDSP platform. The EdkDSP firmware after the compilation is presented in Figure 27. See also the C code listing of the firmware for the basic test of vector operations in the (8xSIMD) EdkDSP platform.

26/53

![](_page_25_Picture_10.jpeg)

http://zs.utia.cas.cz

3 Ubuntu_EdkDSP - VMware Player ⊟re • ⊻M • Help •
🗳 Aplikace Místa Systém USA 💂 🕢 🥹 🖾 🔣 🕸 💶 🖬 🛄 Ne, 19. dub, 18:20
devel@ubuntu: /mnt/cdrive/d_34_7z_te7020/d_7z020_fp12_4x8/SDK_Workspace/edkdsp_cc/a
<u>S</u> oubor <u>U</u> pravit <u>Z</u> obrazit <u>T</u> erminál <u>K</u> arty <u>N</u> ápověda
devel@ubuntu:~\$ cd bin
devel@ubuntu:~/bin\$ samba_07.sh
[sudo] password for devel: devel@ubuntu:~/bint.cd /mnt/cdrive/d 34 7z te7020/d 7z020 fp12 4x8/SDK Workspace/edkdop.cc
devel@ubuntu://mnt/cdrive/d_34_7z_te7020/d_7z020_fp12_4x8/SDK_Workspace/edkdsp_ccs ls
a settings.sh tools
devel@ubuntu:/mnt/cdrive/d_34_7z_te7020/d_7z020_fp12_4x8/SDK_Workspace/edkdsp_cc\$ source settings.sh
devel@ubuntu:/mnt/cdrive/d_34_7z_te7020/d_72020_fp12_4x8/SDK_workspace/edkdsp_cc*
devel@ubuntu:/mnt/cdrive/d_34_7z_te7020/d_7z020_fp12_4x8/SDK_Workspace/edkdsp_cc/a\$ ls
a_fp1101p0.c a_fp1101p1.c a_fp1124p0.c a_fp1124p1.c ca_fp11.sh stdio_fp11.h
a_tpl101p0.h a_tpl101p1.h a_tpl124p0.h a_tpl124p1.h ca.sh devel@ubuntu:(mpt/cdrive/d_24_7z_te7020/d_7z020_fp12_4x8/SDK_Werkensee/odkden_cc/at_ca_fp11_sh_a_
EDKDSPCC : a fpll0lp0.c
EDKDSPASM: FA1101P0.PSM
Generated M function file in the M file ././fill_FA1101P0_program_store.m
Generated C header file in the H file ./fill_FAll01P0_program_store.h
EDKDSPASM: FA1101P1.PSM
Generated M function file in the M file ././fill_FA1101P1_program_store.m
Generated C header file in the H file ./fill_FA1101P1_program_store.h
EDKDSPCC : a_tp1124p0.c
Generated M function file in the M file ././fill_FA1124P0_program_store.m
Generated C header file in the H file ./fill_FA1124PO_program_store.h
EDKDSPCC : a_tpl124pl.c
Generated M function file in the M file ././fill FA1124P1 program store.m
Generated C header file in the H file ./fill_FA1124P1_program_store.h
devel@ubuntu:/mnt/cdrive/d_34_7z_te7020/d_7z020_fp12_4x8/SDK_Workspace/edkdsp_cc/a\$ ls
a fpll0lp0.c a fpll24pl.n FAIl24p0.cog fill FAIl01P1_program_store.m
a_fp1101p1.c ca.sh FA1124P1.log fill_FA1124P0_program_store.m
a_fp1101p1.h FA1101P0.log FA1124P1.PSM fill_FA1124P1_program_store.h
a_fpl124p0.c FA1101P0.PSM fill_FA1101P0_program_store.h fill_FA1124P1_program_store.m
a fp1124p0.n FA1101P1.tog fill FA1101P0_program_store.h
devel@ubuntu:/mnt/cdrive/d_34_7z_te7020/d_7z020_fp12_4x8/SDK_Workspace/edkdsp_cc/a\$
🔄 🔲 devel@ubuntu: /mnt/cd 🥫 🛄
To direct input to this virtual machine, press Ctrl+G.

Figure 25: Compilation of EdkDSP firmware in Ubuntu

![](_page_26_Picture_2.jpeg)

http://zs.utia.cas.cz

, natizace AV ČR, v.v.i.

27/53

![](_page_27_Figure_0.jpeg)

Figure 26: Initial firmware files and C listening of the LMS filter firmware for the EdkDSP

28/53

![](_page_27_Picture_2.jpeg)

http://zs.utia.cas.cz

![](_page_28_Figure_0.jpeg)

Figure 27: Directory shared by the Ubuntu and by the SDK 2015.2

To use the compiled headers in the SDK project, copy and paste the binary header files

edkdsp\_cc/a/ fill\_FA1101P0\_program\_store.h edkdsp\_cc/a/ fill\_FA1101P1\_program\_store.h edkdsp\_cc/a/ fill\_FA1124P0\_program\_store.h edkdsp\_cc/a/ fill\_FA1124P0\_program\_store.h

to the SDK MicroBlaze AMP project directory: **edkdsp\_fp12\_4x8\_all/src/** and recompile the MicroBlaze project "**edkdsp\_fp12\_4x8\_all**". The compiled firmware for the (8xSIMD) EdkDSP will be used by the MicroBlaze part of the AMP demo for programming of the (8xSIMD) EdkDSP accelerators.

![](_page_28_Picture_5.jpeg)

## 3.5 Asymmetric Multiprocessing Demo with Boot from SD Card

The AMP demo can be booted from the SD card without the need of jtag booting. This section describes steps needed to create the image. The ARM application code needs to be slightly modified.

![](_page_29_Picture_2.jpeg)

Figure 28: Modification of ARM code for boot of the AMP application from SD card

Open the **main.c** source code in **amp\_cpu\_0\_all** project in the SDK Project Explorer. Comment the two lines as indicated in Figure 28. This is the section of program, where ARM processor writes in the MicroBlaze assembly code in hex format a loop to itself program for the MicroBlaze, starting at the DDR3 address 0x30000000. These 2 lines are needed only in the case of the jtag boot of MicroBlaze from the second remote debugger. The MicroBlase must be running in the initial infinite loop. Secondary debugger can stop the MicroBlaze and download the real debug program, starting from the DDR3 address 0x30000000.

In case of the boot of the AMP demo from the SD card the first stage boot loader ARM program **FSBL.elf** will write the final MicroBlaze program from the address 0x30000000 before giving control to the ARM application program **amp\_cpu\_0\_4x8\_all.elf.** 

![](_page_29_Picture_6.jpeg)

To generate the **BOOT.BIN** file for the SD card take these steps. In SDK, select: **Xilinx Tools -> Create Zynq Boot Image** Select Create new BIF file and browse to the directory for the file with the structure of **BOOT.BIN** file. C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\boot\boot-O3\output.bif

The file output.bif file will be used by the bootgen.exe program for creation of the BOOT.BIN file.

Fill all the paths as indicated in Figure 29. The sequence is important: C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\SDK\_Workspace\FSBL\Debug\FSBL.elf C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\SDK\_Workspace\hw\_platform\_40\top.bit C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\SDK\_Workspace\amp\_cpu\_0\_1x8\_all\Debug\amp\_cpu\_0\_1x8\_all.elf C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\SDK\_Workspace\edkdsp\_fp12\_4x8\_all\Debug\edkdsp\_fp12\_4x8\_all.elf

The first is the ARM first stage boot loader; the second is the .bit file with the HW content of the PL part of the chip; the third is the application code for ARM processor and the fourth is the application code for the MicroBlaze processor.

K Create Zynq Boot Image		
Create Zynq Boot Image Creates Zynq Boot Image in .bin and .mcs formats from given FSBL elf and partition files in specified output folder.		
• Create new BIF file O Import from e	existing BIF file	
Output BIF file path: C:\VM_07\d_52\d	_7z020_te7020-2\d_7z020_fp12_4x8\boot\boot-O3\output.bif	Brows
Use Authentication		
Authentication keys		
PPK:	Browse PSK: B	rowse
SPK:	Browse 55K; B	rowse
SPK signature:	Browse	
Use encryption		
Encryption key:		
Key file:	В	rowse
Key store: 💿 BRAM C EFUSE		
Part name:		
oot image partitions		
File path		Add
(bootloader) C:\VM_07\d_52\d_7z020_t	te7020-2\d_7z020_fp12_4x8\SDK_Workspace\FSBL\Debug\FSBL.elf	Dele
C:\VM_07\d_52\d_7z020_te7020-2\d_7 C:\VM_07\d_52\d_7z020_te7020-2\d_7	/2020_fp12_4x8\SDK_Workspace\nw_platform_40\top.bit /2020_fp12_4x8\SDK_Workspace\amp_cpu_0_1x8_all\Debug\amp_cpu_0_1x8_all.elf	
C:\VM_07\d_52\d_7z020_te7020-2\d_7	/z020_fp12_4x8\SDK_Workspace\edkdsp_fp12_4x8_all\Debug\edkdsp_fp12_4x8_all.elf	Edi
		Up
•		Dow
Output path: C:\VM_07\d_52\d_7z020		Brow
,		_

Figure 29: Select files for generation of BOOT.BIN image file for the SD card

![](_page_30_Picture_6.jpeg)

Click Create Image and the tool will generate file C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\boot\_ila\boot-O3\BOOT.bin Copy **BOOT.bin** file to the top level directory SD card.

Insert the SD card to the TE0701 carrier board and reset the board. ZYNQ will boot from the SD card with output to the terminal. The terminal output will be identical to Figure 21.

The evaluation package includes the precompiled files for different optimisations of ARM and MicroBlaze compilers:

C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\boot\boot-O0\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\boot\boot-O1\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\boot\boot-O2\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_4x8\boot\boot-O3\BOOT.BIN

You can use one of these files, copy it to the SD card and boot from the SD card, as the first evaluation step.

## 3.6 Asymmetric Multiprocessing Demo with single EdkDSP accelerator

The evaluation design with ARM Cortex A9 processor and MicroBlaze processor with single (8xSIMD) EdkDSP accelerator contains two HW platforms. Platforms have single accelerator and are configured without or with the Xilinx In-circuit Logic Analyser (ILA) for debug of EdkDSP accelerator.

#### C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\d\_7z020\_fp12\_1x8 C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\d\_7z020\_fp12\_1x8\_IMPORT

You can repeat all evaluation and compilation steps as described in this application note for the system without ILA: In SDK, select: Xilinx Tools -> Program FPGA select the default "hw\_platform\_40" Click on the "Program" button.

![](_page_31_Picture_9.jpeg)

32/53

http://zs.utia.cas.cz

🕺 Program FPGA 🔀				
Program FPGA				
Specify the bitstream and the ELF files t	that reside in BRAM memory			
Hardware Configuration				
Hardware Platform: hw_platform_0				
Connection: Local	New			
Device: Auto Detect	Select			
Bitstream: top.bit	Search Browse			
Partial Bitstream				
BMM/MMI File:	Search Browse			
Software Configuration				
Processor	ELF/MEM File to Initialize in Block RAM			
microblaze_0	bootloop			
•				
(?)	Program Cancel			

Figure 30: The default bitstream top.bit is selected automatically

This version of evaluation HW can be also quickly tested by booting from SD card with one of these files:

#### C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\boot\boot-O0\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\boot\boot-O1\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\boot\boot-O2\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\boot\boot-O3\BOOT.BIN

SW projects (for the platform with single EdkDSP accelerator) can be also re-compiled, debugged and tested on the enclosed demo demonstrating the AMP for ARM, MicroBlaze and EdkDSP PicoBlaze6. The compilation and use of the demo has been already described in this application note for platform with 4 EdkDSP accelerators.

# 3.7 AMP demo with single EdkDSP accelerator with In-circuit Logic Analyser (ILA)

The evaluation design with ARM Cortex A9 processor and MicroBlaze processor with single (8xSIMD) EdkDSP accelerator contains second HW platforms configured with the Xilinx In-circuit Logic Analyser (ILA) for debug of EdkDSP accelerator from the Vivado 2015.2 Lab Edition tool. Free downloadable from Xilinx support portal [12]: The AMP platform with single EdkDSP accelerator and ILA support is present in the directory:

#### C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\d\_7z020\_fp12\_1x8 C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\d\_7z020\_fp12\_1x8\_IMPORT

You can repeat all evaluation and compilation steps as described in this application note for the system without ILA: In SDK, select: Xilinx Tools -> Program FPGA select the default "hw\_platform\_40\_ila" Click on the "Program" button.

33/53

![](_page_32_Picture_9.jpeg)

http://zs.utia.cas.cz

![](_page_32_Picture_11.jpeg)

🕺 Program FPGA 🔀				
Program FPGA				
Specify the bitstream and the ELF files th	hat reside in BRAM memory			
Hardware Configuration				
Hardware Platform: hw_platform_0_ila				
Connection: Local	New			
Device: Auto Detect	Select			
Bitstream: top.bit	Search Browse			
Partial Bitstream				
BMM/MMI File:	Search Browse			
Software Configuration				
Processor	ELF/MEM File to Initialize in Block RAM			
microblaze_0	bootloop			
<u>.</u>				
?	Program Cancel			

Figure 31: Change the default hw\_platform\_0 to the hw\_platform\_0\_ila

This version of evaluation HW with ILA support can be also quickly tested by booting from SD card with one of these files:

C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\boot\_ila\boot-O0\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\boot\_ila\boot-O1\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\boot\_ila\boot-O2\BOOT.BIN C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\boot\_ila\boot-O3\BOOT.BIN

The implemented precompiled In-Circuit Logic Analyser (ILA) stores 32k samples of all output signals of the (8xSIMD) EdkDSP Accelerator. See Figure 33 and detailed zoom of EdkDSP accelerator in Figure 3. Resources used by the design with ILA are summarised in Figure 32. Compare with designs without ILA presented in Figure 6 and Figure 7.

![](_page_33_Picture_5.jpeg)

TE0720-02-2IF	fp32	fp32	fp32	fp32	fp32	Reso	urces (co	omplete PL)	EdkDSP	performance
EdkDSP vector op	Add		Dot	S8		FF	Lut	Bram	LMS	FIR
Clk: 125 MHz	Mul	Mac	Prod	Prod	div	%	%	no(of)	Mflop/s	Mflop/s
fp12_1x8_10	8x				1x	14,0	30,9	114(140)		
fp12_1x8_20	8x	8x			1x	15,0	32,6	114(140)		
fp12_1x8_30	8x	8x	8x		1x	16,0	34,6	114(140)		
fp12_1x8_40	8x	8x	8x	1x	1x	16,0	35,1	114(140)	776	1228
TE0720-02-1CF										
TE0720-02-1QF	fp32	fp32	fp32	fp32	fp32	Reso	urces (co	omplete PL)	EdkDSP	performance
EdkDSP vector op	Add		Dot	S8		FF	Lut	Bram	LMS	FIR
Clk: 100 MHz	Mul	Mac	Prod	Prod	div	%	%	no(of)	Mflop/s	Mflop/s
fp12_1x8_10	8x				1x	14,0	31,0	114(140)		
fp12_1x8_20	8x	8x			1x	15,0	32,61	114(140)		
fp12_1x8_30	8x	8x	8x		1x	16,0	34,48	114(140)		
fp12_1x8_40	8x	8x	8x	1x	1x	16,0	35,03	114(140)	621	984

Figure 32: AMP design with Vivado In-Circuit Logic Analyser (ILA) on ZYNQ, ARM A9, MicroBlaze and 1x (8xSIMD) EdkDSP, with FP division

![](_page_34_Figure_2.jpeg)

### Figure 33: Evaluation design with single (1x8 SIMD) EdkDSP and ILA

The debug ports provide the basic visibility of the vector (8xSIMD) EdkDSP accelerator. Focus is on addresses and vector operation schedule. Concrete processed floating point data are not displayed. These data can be better analysed in the MicroBlaze debugger. MicroBlaze and its debugger can access all dual-ported memories of the (8xSIMD) EdkDSP accelerator.

![](_page_34_Picture_5.jpeg)

Description of ILA debug ports of the (8xSIMD) EdkDSP accelerator IP (See Figure 3). All stored as 32k samples:

- bce\_atoa[0:9] Memory A address (addressing 1024 32 bit floating point values)
- bce\_atob[0:9] Memory B address (addressing 1024 32 bit floating point values)
- bce\_atoz[0:9] Memory Z address (addressing 1024 32 bit floating point values)
- bce\_done[0:7] Vector operation in progress or finished
- bce\_led4b[0:3] 4bit output, intended for led signalling. Unconnected in the design.
- bce\_mode[0:3] Mode of communication protocol PicoBlaze6 MicroBlaze
- bce\_op[0:7] Vector operation to be performed.
- bce\_port[0:7] Data on external port.
- bce\_port\_id[0:7] External port address. Address space [0x0 ... 0x1F] are reserved for internal construction of the WLIW instruction to the 8xSIMD vector processing unit of the EdkDSP. Address space [0x20 ... 0xFF] can be used by the user.
- bce\_port\_wr Write strobe related to writing of 8bit data to the external port address
- bce\_r\_pb Reset of the PicoBlaze6
- bce\_we Write strobe related to writing of a WLIW instruction to the 8xSIMD vector processing unit of the EdkDSP.

These signals are used for the real-time analysis of the computation inside of the 8xSIMD vector processing unit of the EdkDSP accelerator IP ((See Figure 3). This helps with the debug of the coordination of the PicoBlaze6 firmware code, the vector processing unit together with MicroBlaze code.

## 3.8 Debug of Asymmetric Multiprocessing Demo with single EdkDSP accelerator with In-circuit Logic Analyser (ILA)

Start demo design with ILA from the Vivado 2015.2 SDK or use the precompiled SD card image as described above. Start the terminal. The AMP demo design is running.

It executes AMP demo SW on ARM with NEON unit, MicroBlaze with the single EdkDSP accelerator (with PicoBlaze6 reprogrammable firmware) and the ILA HW interface configured for debugging of the EdkDSP accelerator.

Start Vivado Lab Edition 2015.2 and select "Open Hardware Manager". See Figure 34.

![](_page_35_Picture_18.jpeg)

36/53

http://zs.utia.cas.cz

![](_page_36_Picture_0.jpeg)

Figure 34: Vivado Lab Edition 2015.2

Select: **Open Target** See Figure 35. Take all defaults by clicking **Next** button in coming screens. See Figure 36, Figure 37, Figure 38 and **Finish** in Figure 39.

The Vivado Lab Edition 2015.2 is at this stage connected to the debugged board jtag. See Figure 40.

Names and parameters of probes (see Figure 3) which can be captured by the ILA configuration on HW and visualised by Vivado Lab Edition 2015.2 are stored in file **debug\_nets.ltx.** 

In Vivado Lab Edition 2015.2 (see Figure 40) click on the "specify the probes file and refresh the device" link in the Trigger setup hw\_ila\_1 window.

#### Specify file

C:\VM\_07\d\_52\d\_7z020\_te7020-2\d\_7z020\_fp12\_1x8\SDK\_Workspace\hw\_platform\_0\_ila\ debug\_nets.ltx See Figure 41.

This will add the names and parameters of probes (see Figure 3) to the ILA Waveform window. See Figure 43. Use + to select probes used for triggering, and select the condition for trigger for each probe and their combination (use AND as default).

37/53

![](_page_36_Picture_9.jpeg)

http://zs.utia.cas.cz

![](_page_36_Picture_11.jpeg)

Vivado Lab Edition 2015 2	
File Edit Tools Window Layout View Help	
	Co search commands
🖉 🖄 🕼 🔍 🐚 🐘 🗙   🍇   🤤 💾 Default Layout	💌 🖉 🛞 🔊 Dashboard 🛛 🚱
No hardware target is open. <u>Open target</u>	
Hardware _ 🗆 ど 🗡	
< < ⇒ 圖 ➡ ▶ ■	
No content	
Properties _ C Z ×	
← → 😒 k	
Select an object to see properties	
Tcl Console	_ D & ×
start_gui open_hw	َمَ ب ۲
Type a Tcl command here	
Tcl Console 💭 Messages 💊 Serial I/O Links 🧧 Seria	I I/O Scans

Figure 35: Select Open Target

🚴 Open New Hardware Targ	et	×
Lab Edition	Open Hardware Target This wizard will guide you through connecting to a hardware target. To connect to a remote hardware target, provide the host name and IP port of the remote machine on which the instance of a Vivado Hardware Server is running. To continue, click Next.	
	< Back Next > Cancel	

Figure 36: Open Hardware Target, next

![](_page_37_Picture_4.jpeg)

http://zs.utia.cas.cz

🚴 Open New Hardware Target	×
Hardware Server Settings Select local or remote hardware server, then configure the host name and port settings. Use Local server if the target is attached to the local machine; otherwise, use Remote server.	
Connect to: Local server (target is on local machine)	
Click Next to launch and/or connect to the hw_server (port 3121) application on the local machine.	
< <u>B</u> ack <u>Next</u> > Finish	Cancel

Figure 37: Local server default, next

🚴 Open New Hardware Target		×
Select Hardware Target Select a hardware target from the list of available targets, the If you do not see the expected devices, decrease the frequer	en set the appropriate JTAG clock (TCK) frequency. ncy or select a different target.	
Hardware Targets           Type         Name         JTAG Clock Frequency           Image: main state sta		
Hardware server: localhost:3121		
	< Back Next > Finish	Cancel

Figure 38: List of hardware targets, default, next

🚴 Open New Hardware Targ	et	×
	Open Hardware Target Summary	
Lab Edition	<ul> <li>Hardware Server Settings:</li> <li>Server: localhost:3121</li> </ul>	
	<ul> <li>Target Settings:</li> <li>Target: xilinx_tcf/Digilent/251633000428A</li> <li>Frequency: 15000000</li> </ul>	
	To connect to the hardware described above, click Finish	
	< <u>B</u> ack <u>Finish</u> Cancel	

Figure 39: Summary, click Finish

![](_page_38_Picture_6.jpeg)

Viewada Lah Edition 201E 2		
File Edit Tools Window Layout View Help	Q - Search commands	
🦧 🔁 🕼 🕼 🐘 🗙 🕺 🥵 🔚 Default Layout 🛛 🔻 🗶 🗞 🔊	Dashboard 🔻 🗵	
	Status, hw ila 1	
Name Status		
E localhost (1) Connected	Core status	
El······ BASIC_ONLY ▼ ····································	Contract a status	
E xc7z020 Programmed	Window 1 of 1 Window sample 0 of 32768 Total sample 0 of 32768	
w XADC Settings	Idle Idle Idle	
node: ALWAYS -	Trigger Setup - hw ila 1	×
<u>if windows:</u> [1 [1 - 32768]		
<u>tata depth:</u> 32768 ▼ [1 - 32768]	+ Specify the probes file and refresh the device.	
psition in window: 0 [0 - 32767]		
gs		
Properties L × >> ate: 500 ms	Waveform - hw_ila_1 C	×
Select an object to see properties	No content	
Td Console	- 0 ι	×
Current_hw_device [lindex [get_hw_devices] 1] A Pefresh hw_device -undate hw_probes_false [lindex [get_hw_device]	eal 11	*
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) :	is programmed with a design that has 1 ILA core(s).	-
Type a Tcl command here		
🔚 TCL COTISORE , 💭 MESSAGES , 🥱 SEriai 1/O Links , 🔛 Seriai 1/O Scans		

Figure 40: Vivado Lab edition is connected to the board via jtag (single shared USB cable)

🚴 Refresh Device	×
Specify the probes (.ltx) file and refresh the device.	4
Debug probes file: C:/VM_07/d_52/d_7z020_te7020-2/d_7z020_fp12_1x8/SDK_Workspace/hw_platform_0_ila/debug_nets.ltx	
<u>R</u> efresh	Cancel

Figure 41: Select file with definition of probes present in HW

Some of probes used to trigger the capturing of data by ILA can be initiated and modified from the EdkDSP firmware running on the PicoBlaze6 running inside of the (8xSIMD) EdkDSP unit. This firmware can be modified and recompiled in the SDK 2015.2 as already described in this application note.

In SDK, open the **edkdsp\_cc/a/a\_fp1124p1.c** file. See section of the modified C code FIR firmware. Code includes the additional call to the **pb2dfu\_set()** function. We will use it for selective triggering of the ILA in this specified point of computation of the EdkDSP accelerator.

File **fill\_FA1124P1\_program\_store.h** contains firmware resulting from compilation of C source code **a\_fp1124p1.c**. See Figure 42.

![](_page_39_Picture_7.jpeg)

pb2dfu\_set(0x20, 1); // To provide the trigger (0x01 on port 0x20) for the ILA
for (i = 0; i < 4; i++) {
 for (j = 2; j <= 3; j++) {
 fir(j, n, op);
 pb2mb\_eoc(led);
 }
}</pre>

...

![](_page_40_Picture_1.jpeg)

Figure 42: Compilation results of EdkDSP CC compiler. FIR filter code with probe trigger call

In Vivado Lab Edition, in the ILA configuration page, change the trigger condition to: (bce\_port\_wr ==1) AND (bce\_port\_id[0:7]==0x20) AND (bce\_port[0:7]==**0x01**) See Figure 43.

![](_page_40_Picture_4.jpeg)

![](_page_41_Figure_0.jpeg)

Figure 43: Trigger conditions. Selection in Vivado Lab Edition 2015.2

In Vivado Lab Edition 2015.2, arm the hw\_ila\_1 core by pressing **Run Trigger** button in **Hardware** window.

Armed hw\_ila\_1 core will wait until the running AMP design comes to the point, where PicoBlaze6 calls this dedicated function call **pb2dfu\_set(0x20, 1)**; as defined in FIR C code and the corresponding the PicoBlaze6 firmware. See Figure 42. ILA core will start to trigger 32K samples of all debug signals with the sampling rate 125 MHz. Data are captured and sent via jtag to Vivado Lab Edition 2015.2 for visualisation and analysis in the waveform window. Data capture the detailed trace of the initial 32k clock cycles of the FIR filter computation as defined by the SW fragment in Figure 42. See Figure 44. The red trigger is corresponding to the event.

We can zoom in the data and define additional markers. Selected markers indicate single elementary step of the FIR filter. It takes 306 clock cycles (125 MHz = 8ns clock period) to compute the vector product of two floating point vectors (coefficients and data), both with length 248\*8=1984 elements and to update the data vector (circular buffer).

This demonstrates how the Vivado Lab Edition 2015.2 [12] provides (in combination with the HW ILA support instantiated in the design) sufficient level of visibility and debug capabilities for the developer of the (8xSIMD) EdkDSP firmware.

42/53

![](_page_41_Picture_6.jpeg)

ŪTIA

http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

![](_page_42_Figure_0.jpeg)

Figure 44: FIR filter waveforms after the trigger in Vivado Lab Edition 2015.2

While the AMP is running, we can modify the trigger condition and capture the initial phase of the LMS filter Running on the same EdkDSP accelerator in the next phase of the demo.

In SDK, see edkdsp\_cc/a/a\_fp1124p0.c code implementing the LMS filter on the identical EdkDSP HW.

```
pb2dfu_set(0x20, 0); // To provide dedicated trigger (0x00 on port 0x20) for the ILA
for (i = 0; i < 4; i++) {
        for (j = 2; j <= 3; j++) {
            Ims(j, n, op);
            pb2mb_eoc(led);
        }
}</pre>
```

The dedicated additional function is sending (0x00 on port 0x20) this time. In Vivado Lab Edition 2015.2 modify in the Trigger window the trigger condition for the same hw\_ila\_1 core to:

(bce\_port\_wr ==1) AND (bce\_port\_id[0:7]==0x20) AND (bce\_port[0:7]==**0x00**)

In Vivado Lab Edition 2015.2, arm the hw\_ila\_1 core again by pressing **Run Trigger** button in **Hardware** window. Armed hw\_ila\_1 core will wait until the running AMP design comes to the point, where PicoBlaze6 calls this dedicated function call pb2dfu\_set(0x20, 0); as defined in LMS C code and executed by the corresponding the PicoBlaze6 controller inside of the EdkDSP accelerator. This will trigger new 32K samples of all debug signals with the sampling rate 125 MHz and provide detailed trace of the initial 32k samples of the LMS filter computation (see Figure 45 and Figure 46).

![](_page_42_Picture_8.jpeg)

![](_page_43_Figure_0.jpeg)

Figure 45: LMS filter waveforms after the trigger in Vivado Lab Edition 2015.2

The red trigger is corresponding to the event. We can zoom in the data and define additional markers. Selected markers to indicate single elementary step of the LMS filter. It takes 1155 clock cycles (125 MHz = 8ns clock period) to compute the vector product of two floating point vectors (coefficients and data), both with length 248\*8=1984 elements, update the data vector (circular buffer), compute the prediction error and adapt the coefficients of the LMS filter (see Figure 46).

In Figure 46, the bce\_op[0:7] debug signal is displayed in the analogue/hold mode and indicate the sequence of vector operations issued by the PicoBlaze6 firmware, while implementing the LMS single step on the (8xSIMD) EdkDSP vector unit.

The ARM code and the MicroBlaze code can be compiled with  $-00, \dots, -03$  optimisations and executed under both debuggers in combination with the ILA HW debug and visualisation in Vivado Lab Edition 2015.2. The -00 option provides lower performance on ARM and MicroBlaze, but the corresponding binary code includes no transformations. This makes the co-debugging of the ARM and MicroBlaze C code easier.

The MicroBlaze debugger helps also in debugging of the interactions of the MicroBlaze with the EdkDSP accelerator. Blocks of exchanged floating point data can be inspected and verified with support of MicroBlaze debugger. The EdkDSP accelerator code is deterministic and all operations can be emulated in the MicroBlaze C code, including the exact sequence of all floating point operations. The floating point unit cores of the MicroBlaze for the ADD and MULT provide bit-exact identical results to the floating point units used in the (8xSIMD) EdkDSP vector unit. This determinism secures, that the MicroBlaze code can deliver bit-exact identical floating point results to the (8xSIMD) EdkDSP vector unit. This is used for verification of algorithms executed by the EdkDSP accelerator.

44/53

![](_page_43_Picture_6.jpeg)

http://zs.utia.cas.cz

![](_page_43_Picture_8.jpeg)

![](_page_44_Figure_0.jpeg)

Figure 46: LMS filter waveforms in separate window and analog/hold format for bce\_op

![](_page_44_Picture_2.jpeg)

45/53

http://zs.utia.cas.cz

Ústav teorie informace a automatizace AV ČR, v.v.i.

![](_page_45_Figure_0.jpeg)

Figure 47: Separate dashboard with display of temperature and voltage in Vivado Lab Edition 2015.2

The Vivado Lab Edition 2015.2 jtag based server supports continuous download of additional signals measure in the ZYNQ fabric. Data can be opened in separate dashboard. See Figure 47.

The dashboard displays the temperature inside of the ZYNQ (round 55 degrees Celsius) and measures the voltage of the VCCPINT rail (round 0,99V) with sampling rate 0,5 sec.

These measurements run in the background and does not influence the HW and SW running on the monitored device.

![](_page_45_Picture_5.jpeg)

http://zs.utia.cas.cz

46/53

# 4. References

- [1] John McDougall: Simple AMP: Zynq SoC Cortex-A9 Bare-Metal System with MicroBlaze Processor, XAPP1093 (v1.0.1) January 24, 2014 <u>http://www.xilinx.com/support/documentation/application\_notes/xapp1093-amp-bare-metalmicroblaze.pdf</u>
- [2] Trenz Electronic TE0720-02-2I Series (Z-7020) http://www.trenz-electronic.de/products/fpga-boards/trenz-electronic/TE0720-02-2I-zynq.html
- [3] TE0701 Carrier Board User Manual https://wiki.trenz-electronic.de/display/4X5B/TE0701+Carrier+Board+User+Manual
- [4] Zynq-7000 All Programmable SoC Technical Reference Manual UG585 (v1.8.1) September 19, 2014
- <u>http://www.xilinx.com/support/documentation/user\_guides/ug585-Zynq-7000-TRM.pdf</u>
   [5] XST User Guide for Virtex-6, Spartan-6, and 7 Series Devices, UG687 (v 14.5) March 20, 2013. <u>http://www.xilinx.com/support/documentation/sw\_manuals/xilinx14\_7/xst\_v6s6.pdf</u>
- [6] Xilinx Software Development Kit Help Contents http://www.xilinx.com/support/documentation/sw\_manuals/xilinx14\_5/SDK\_Doc/index.html
- [7] PicoBlaze 8-bit Embedded Microcontroller User Guide for Extended Spartan 3 and Virtex5 FPGAs; Introducing PicoBlaze for Spartan-6, Virtex-6, and 7 Series FPGAs.
   UG129 June 22, 201.
   <a href="http://www.xilinx.com/support/documentation/ip\_documentation/ug129.pdf">http://www.xilinx.com/support/documentation/ip\_documentation/ug129.pdf</a>
- [8] EMC<sup>2</sup> 'Embedded Multi-Core systems for Mixed Criticality applications in dynamic and changeable real-time environments' is an ARTEMIS Joint Undertaking project in the Innovation Pilot Programme 'Computing platforms for embedded systems' (AIPP5). http://www.artemis-emc2.eu/
- [9] VMware Workstation Player Documentation https://www.vmware.com/support/pubs/player\_pubs.html
- [10]Vivado 2015.2 WebInstall for Windows 64 <u>http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2015-2.html</u>
- [11]SDK 2015.2 Webinstall for Windows 64 <u>http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/embedded-design-tools/2015-2.html</u>

[12]Vivado Lab Edition - 2015.2 Full Product Installation <u>http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-</u> <u>tools/2015-2.html</u>

47/53

![](_page_46_Picture_13.jpeg)

http://zs.utia.cas.cz

![](_page_46_Picture_15.jpeg)

# 5. Evaluation version of the AMP demo on ZYNQ with (8xSIMD) EdkDSP accelerator IP. Designed in Vivado 2015.2.

The enclosed **Evaluation version of the AMP demo on ZYNQ with UTIA (8xSIMD) EdkDSP accelerator IP designed in Vivado 2015.2** can be downloaded from UTIA www pages free of charge and used for evaluation asymmetric multiprocessing on the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3] together with four UTIA (8xSIMD) EdkDSP accelerators.

The evaluation package includes one DVD or the www download package with these deliverables:

Precompiled designs with UTIA (8xSIMD) EdkDSP accelerators for the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board, compiled in Xilinx Vivado 2015.2 [10]. The UTIA (8xSIMD) EdkDSP accelerators are compiled with HW limit on number of vector operations. The termination of the nonexclusive, non-transferable evaluation license is reported in advance by the demonstrator on the terminal.

The evaluation package includes SDK 2015.2 [11] SW projects related to the asymmetric multiprocessing on ZYNQ with source code for MicroBlaze processor and ARM processor. SW projects support the family of UTIA (8xSIMD) EdkDSP accelerators for the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on TE701-05 carrier board [3].

The evaluation package includes this compiled library:

libwal.a EdkDSP api (SDK 2015.2, MicroBlaze) for EdkDSP accelerators.

This library has no time restriction. The nonexclusive, non-transferable evaluation license is provided by UTIA only for the use with the family of UTIA EdkDSP accelerators. Source code of this library is owned by UTIA and it is not provided in this evaluation package.

The evaluation package includes these binary applications for Ubuntu:

edkdsppp	EdkDSP C pre-processor binary for Ubuntu in VMware Workstation 12 Player
edkdspcc	EdkDSP C compiler binary for Ubuntu in VMware Workstation 12 Player.
edkdspasm	EdkDSP ASM compiler binary for Ubuntu in VMware Workstation 12 Player.

These binary applications have no time restriction. The user of the evaluation package has nonexclusive, nontransferable license from UTIA to use these utilities for compilation of the firmware for the Xilinx PicoBlaze6 processor inside of the UTIA EdkDSP accelerators in precompiled designs. The source code of these compilers is owned by UTIA and it is not provided in the evaluation package.

The evaluation package includes demonstration firmware in C source code for the Xilinx PicoBlaze6 processor for the family of UTIA EdkDSP accelerators for the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3].

The evaluation package also includes compiled versions of this firmware in form of header files .h. These compiled firmware files can be used for initial test of the UTIA EdkDSP accelerators on the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3]. without the need to install the UTIA compiler binaries and the Ubuntu image under the VMware Workstation 12 Player [9]. On email request to <u>kadlec@utia.cas.cz</u>, UTIA will send DVD with the Ubuntu image for the VMware Workstation 12 Player [10] free of charge.

48/53

signal processing

http://zs.utia.cas.cz

![](_page_47_Picture_15.jpeg)

# 6. AMP projects with evaluation version of (8xSIMD) EdkDSP accelerator IP for the Artemis EMC2 project partners.

The release version of the AMP HW/SW Vivado 2015.2 projects for the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3] with evaluation version of the (8xSIMD) EdkDSP accelerator IP for the partners in the Artemis EMC2 project [8] can be ordered from UTIA AV CR, v.v.i., by email request for quotation to kadlec@utia.cas.cz. UTIA will provide quotation by email. After the confirmed order received by email to kadlec@utia.cas.cz, UTIA AV CR, v.v.i. will deliver (by standard mail to the EMC2 project partners) a printed version of this application note together with DVD with deliverables described in this section. UTIA AV CR, v.v.i., will also send to the EMC2 project partner (by email) and by the standard mail the invoice for:

# Release version of the AMP HW/SW Vivado 2015.2 projects on ZYNQ with the evaluation version of the UTIA (8xSIMD) EdkDSP accelerator cores for partners in the Artemis EMC2 project (without VAT)

0,00 Eur

The package includes this application note and the EdkDSP DVD with these deliverables: Precompiled designs with UTIA (8xSIMD) EdkDSP accelerators for the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3], compiled in Xilinx Vivado 2015.2 [10]. The UTIA (8xSIMD) EdkDSP accelerators are compiled with HW limit on number of vector operations. The termination of the nonexclusive, non-transferable evaluation license is reported in advance by

The release version of the AMP HW/SW projects on ZYNQ with the evaluation version of the UTIA (8xSIMD) EdkDSP accelerator cores for the Artemis EMC2 project partners includes source code of Vivado 2015.2 design projects demonstrating the asymmetric processing on ZYNQ and the evaluation versions of the UTIA (8xSIMD) EdkDSP accelerators provided in form of netlisted pcores compiled by Xilinx VIVADO 2015.2 [10]:

bce\_fp12\_1x8\_0\_axiw\_v1\_10\_c bce\_fp12\_1x8\_0\_axiw\_v1\_20\_c bce\_fp12\_1x8\_0\_axiw\_v1\_30\_c bce\_fp12\_1x8\_0\_axiw\_v1\_40\_c

the demonstrator on the terminal.

These evaluation versions of UTIA (8xSIMS) EdkDSP netlist pcores are compiled with an HW limit on number of vector operations. **Partners in the Artemis EMC2 project [8]** have nonexclusive, non-transferable license from UTIA to integrate these evaluation netlists into their own Vivado 2015.2 [10] designs and to compile them to unlimited number of bit-streams for the asymmetric multiprocessing designs on Xilinx ZYNQ FPGAs. This nonexclusive, non-transferable license has no time restriction. The source code of the evaluation versions of (8xSIMS) EdkDSP accelerators is an IP owned by UTIA and it is not provided in the release package to the Artemis EMC2 project partners.

The package for the Artemis EMC2 project partners includes the SDK 2015.2 [11] SW projects in source code for MicroBlaze as described in this application note. Projects support the evaluation versions of the UTIA (8xSIMD) EdkDSP accelerators (in the netlist pcore format) for the TE0720-02-2IF, TE0720-02-1CF and automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3].

![](_page_48_Picture_9.jpeg)

49/53

http://zs.utia.cas.cz

![](_page_48_Picture_12.jpeg)

The package for the Artemis EMC2 project partners includes the library:

libwal.a EdkDSP api (SDK 2015.2, MicroBlaze) for EdkDSP accelerators.

This library has no time restriction. The nonexclusive, non-transferable evaluation license is provided by UTIA only for the use with the family of UTIA EdkDSP accelerators. Source code of this library is owned by UTIA and it is not provided in this evaluation package.

The package for the Artemis EMC2 project partners includes these binary applications for Ubuntu:

edkdsppp	EdkDSP C pre-processor binary for Ubuntu in VMware Workstation 12 Player.
edkdspcc	EdkDSP C compiler binary for Ubuntu in VMware Workstation 12 Player.
edkdspasm	EdkDSP ASM compiler binary for Ubuntu in VMware Workstation 12 Player.

These binary applications have no time restriction. The Artemis EMC2 project partners have nonexclusive, nontransferable license from UTIA to use these utilities for compilation of the firmware for the Xilinx PicoBlaze6 processor inside of the UTIA EdkDSP accelerators in precompiled designs. Source code of these binaries is owned by UTIA and it is not provided in the evaluation package.

The package includes demonstration firmware in C source code for the Xilinx PicoBlaze6 processor for the family of UTIA EdkDSP accelerators for the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3].

The package also includes compiled versions of this firmware in form of header files .h. These compiled firmware files can be used to evaluate the UTIA EdkDSP accelerators on the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on TE701-05 carrier board [3] without the need to install the UTIA compiler binaries and the Ubuntu (x86 PC) OS image under the VMware Workstation 12 Player [9].

The release package deliverables also includes two DVDs with the Ubuntu (x86 PC) image for the VMware Workstation 12 Player (free of charge). This image is provided to ease the installation of the UTIA EdkDSP C compiler on Windows 7 64bit in VMware Workstation 12 Player [9].

Any and all legal disputes that may arise from or in connection with the use, intended use of or license for the software provided hereunder shall be exclusively resolved under the regional jurisdiction relevant for UTIA AV CR, v. v. i. and shall be governed by the law of the Czech Republic.

![](_page_49_Picture_10.jpeg)

50/53

http://zs.utia.cas.cz

![](_page_49_Picture_13.jpeg)

Akademie ved České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

# 7. AMP release version on ZYNQ with (8xSIMD) EdkDSP accelerator IP. Designs in Vivado 2015.2.

The release version of the AMP demo on ZYNQ with UTIA (8xSIMD) EdkDSP package for designs in Vivado 2015.2 can be ordered from UTIA AV CR, v.v.i., by email request for quotation to <u>kadlec@utia.cas.cz</u>. UTIA will provide quotation by email. After the confirmed order received by email to <u>kadlec@utia.cas.cz</u>. UTIA AV CR, v.v.i. will deliver (by standard mail) to the customer the printed version of this application note together with DVD with deliverables described in this section. UTIA AV CR, v.v.i., will send to the customer (by email) and by the standard mail the invoice for:

# Release version of the AMP demo on ZYNQ with UTIA (8xSIMD) EdkDSP package for designs in Vivado 2015.2 (without VAT)

400,00 Eur

The release package includes this application note and the EdkDSP DVD with these deliverables: Precompiled designs with UTIA (8xSIMD) EdkDSP accelerators on the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3], compiled in Xilinx Vivado 2015.2 [10]. The UTIA (8xSIMD) EdkDSP accelerators included in these designs are compiled with **no HW limit on number of vector operations.** Therefore, all these precompiled designs of the release package run without limitations of the evaluation package.

The release package includes source code of Vivado 2015.2 [10] design projects demonstrating the asymmetric processing on ZYNQ. The UTIA (8xSIMD) EdkDSP accelerator IP cores are provided in the form of netlist pcores generated for Xilinx VIVADO 2015.2 [10]:

bce\_fp12\_1x8\_0\_axiw\_v1\_10\_c bce\_fp12\_1x8\_0\_axiw\_v1\_20\_c bce\_fp12\_1x8\_0\_axiw\_v1\_30\_c bce\_fp12\_1x8\_0\_axiw\_v1\_40\_c

These UTIA (8xSIMD) EdkDSP netlist pcores have **no HW limit on number of vector operations.** The user of the release package has nonexclusive, non-transferable license from UTIA to integrate these netlists into its own VIVADO 2015.2 [10] designs and to compile them to unlimited number of bit-streams for designs on Xilinx ZYNQ FPGAs. This nonexclusive, non-transferable license has no time restriction. The source code of the (8xSIMD) EdkDSP accelerators is an IP owned by UTIA and it is not provided in the release package to the customer.

The release package includes SDK 2015.2 [10] SW projects in source code for MicroBlaze as described in this application note. Projects support the family of UTIA (8xSIMD) EdkDSP accelerators on the TE0720-02-21F, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3].

![](_page_50_Picture_9.jpeg)

http://zs.utia.cas.cz

51/53

The release package includes the library:

libwal.a EdkDSP api (SDK 2015.2, MicroBlaze) for EdkDSP accelerators.

This library has no time restriction. The nonexclusive, non-transferable evaluation license is provided by UTIA only for the use with the family of UTIA EdkDSP accelerators. Source code of this library is owned by UTIA and it is not provided in this release package.

The release package includes these binary applications for Ubuntu:

edkdsppp	EdkDSP C pre-processor binary for Ubuntu in VMware Workstation 12 Player.
edkdspcc	EdkDSP C compiler binary for Ubuntu in VMware Workstation 12 Player.
edkdspasm	EdkDSP ASM compiler binary for Ubuntu in VMware Workstation 12 Player.

These binary applications have no time restriction. The user of the evaluation package has nonexclusive, nontransferable license from UTIA to use these utilities for compilation of the firmware for the Xilinx PicoBlaze6 processor inside of the UTIA EdkDSP accelerators. The source code of these compilers is owned by UTIA and it is not provided in the release package.

The release package includes demonstration firmware in C source code for the Xilinx PicoBlaze6 processor for the family of UTIA EdkDSP accelerators for the TE0720-02-2IF, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3].

The release package also includes compiled versions of this firmware in form of header files .h . These compiled firmware files can be downloaded into the UTIA EdkDSP accelerators on the TE0720-02-21F, TE0720-02-1CF and the automotive TE0720-02-1QF system-on-module [2] on the TE701-05 carrier board [3] without the need to install UTIA compiler binaries and the Ubuntu under the VMware Workstation 12 Player [9].

The release package deliverables also includes DVD with the Ubuntu (x86 PC) image for the VMware Workstation 12 Player [9]. This Ubuntu image is provided by UTIA (free of charge) to ease the installation of the UTIA EdkDSP C compiler on Windows 7 64 bit in the VMware Workstation 12 Player [9].

Any and all legal disputes that may arise from or in connection with the use, intended use of or license for the software provided hereunder shall be exclusively resolved under the regional jurisdiction relevant for UTIA AV CR, v. v. i. and shall be governed by the law of the Czech Republic.

![](_page_51_Picture_10.jpeg)

52/53

http://zs.utia.cas.cz

# Disclaimer

This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by UTIA AV CR v.v.i., and to the maximum extent permitted by applicable law:

(1) THIS APPLICATION NOTE AND RELATED MATERIALS LISTED IN THIS PACKAGE CONTENT ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND UTIA AV CR V.V.I. HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and

(2) UTIA AV CR v.v.i. shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or UTIA AV CR v.v.i. had been advised of the possibility of the same.

#### Critical Applications:

UTIA AV CR v.v.i. products are not designed or intended to be fail-safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of UTIA AV CR v.v.i. products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

53/53

![](_page_52_Picture_6.jpeg)

http://zs.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.