


## 19-bit LNS ALU

### laddsub\_19



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	8	112 MHz	684 (2%)	6 (4%)	192 (1%)
<b>v2000e-6</b>	8	70 MHz	808 (4%)	6 (4%)	192 (1%)

### lmul\_19



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	140 MHz	58 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	81 MHz	56 (>1%)	0 (0%)	0 (0%)

### ldiv\_19



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	136 MHz	51 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	79 MHz	47 (>1%)	0 (0%)	0 (0%)

### lsqrt\_19



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	137 MHz	16 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	100 MHz	17 (>1%)	0 (0%)	0 (0%)

# The LNS ALU Parameters



## lmul\_19



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	136 MHz	45 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	89 MHz	47 (>1%)	0 (0%)	0 (0%)

## ldive\_19



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	137 MHz	41 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	83 MHz	39 (>1%)	0 (0%)	0 (0%)

## lsqrte\_19



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	155 MHz	23 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	100 MHz	24 (>1%)	0 (0%)	0 (0%)

## ldnor\_19



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	134 MHz	28 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	103 MHz	27 (>1%)	0 (0%)	0 (0%)

## ilcnv\_19




Device	CLK rate	int $\Rightarrow$ log		log $\Rightarrow$ int	
		lat.	RFD	lat.	RFD
<b>2v1000-4</b>	75 MHz *)	10	every 1	28	every 9
<b>v2000e-6</b>	53 MHz *)	10	every 1	28	every 9

\*) module in testing design, uses laddsub\_19


## 32-bit LNS ALU

### laddsub\_32



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	8	97 MHz	1075 (3%)	28 (18%)	1280 (8%)
<b>v2000e-6</b>	8	65 MHz	1400 (7%)	96 (67%)	1280 (7%)

### lmul\_32



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	140 MHz	83 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	72 MHz	85 (>1%)	0 (0%)	0 (0%)

### ldiv\_32



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	138 MHz	79 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	74 MHz	80 (>1%)	0 (0%)	0 (0%)

### lsqrt\_32



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	147 MHz	27 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	110 MHz	28 (>1%)	0 (0%)	0 (0%)

## The LNS ALU Parameters

### lmul\_32



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	138 MHz	67 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	66 MHz	67 (>1%)	0 (0%)	0 (0%)

### ldiv\_32



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	141 MHz	63 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	74 MHz	64 (>1%)	0 (0%)	0 (0%)

### lsqrte\_32



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	143 MHz	36 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	108 MHz	36 (>1%)	0 (0%)	0 (0%)

### ldnor\_32



Device	lat.	CLK rate	SLICEs	BRAMs	TBUFs
<b>2v6000-6</b>	1	146 MHz	44 (>1%)	0 (0%)	0 (0%)
<b>v2000e-6</b>	1	105 MHz	44 (>1%)	0 (0%)	0 (0%)